

Internal Assessment Test - 1

Sub:	Digital System Design using Verilog	Code:	BEC302
Date:	06/11/2024	Duration:	90 mins
		Max Marks:	50
		Sem:	III
		Branch:	ECE

Answer any Five Questions

		Marks	CO	RET
1.	a) Solve the function $K=f(w,x,y,z) = \sum(0,1,4,5,9,11,13,15)$ using K-map <i>$K = w'x' + w'y$</i> b) Simplify the function $F=f(P, Q, R, S) = \sum(0, 3, 5, 6, 7, 11, 13)$ using QM method. <i>$0, 3, 5, 6, 7, 11, 13$</i>	[10]	CO1	L2
2.	a) Define encoder. Write the truth table, equations and circuit diagram of 8-to-3 line priority encoder <i>Priority Encoder</i> b) Implement the function $f(w,x,y,z) = \sum(0, 1, 5, 6, 7, 9, 12, 15)$ using 8-to-1 line multiplexer <i>8-to-1 MUX</i>	[10]	CO2	L3
3.	a) Define decoder. Write the truth table, equations and circuit diagram of 3-to-8 line decoder <i>3-to-8 Decoder</i> b) Explain the operation of 8-to-1 line multiplexer with block diagram truth table, and equations <i>8-to-1 MUX</i>	[10]	CO2	L2
4.	a) Construct parallel binary adder/ subtractor using full adder block and EX-OR gates. Also explain the operation of it. <i>Parallel Adder</i> b) Design two-bit comparator using cascade connection of one bit comparators and explain its operation.	[10]	CO2	L2

5.	Explain different types of PLD's with example	[10]	CO2	L2
6.	With neat diagram and truth table, explain the operation of S R & JK flip-flop	[10]	CO3	L2
7	With diagram, wave forms & truth table explain the working of MS-JK flip-flop	[10]	CO3	L2
8	Convert following Boolean function into: i) $f(abc) = (z' + b)(b + c')$ Min term canonical form, ii) $f(xyz) = x + x'z'(y + z')$ Max term canonical form	[10]	CO1	L3

CI

CCI

HOD

①

IAT-1

1) a) $K = f(w, x, y, z) = \Sigma (0, 1, 4, 5, 9, 11, 13, 15)$.

	yz	00	01	11	10
wx	00	0	1	3	2
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	10

The equation after solving the k-map.

$y = \bar{w}\bar{y} + wz$

$\therefore y = \bar{w}\bar{y} + wz$

b) $F = f(p, q, r, s) = \Sigma (0, 3, 5, 6, 7, 11, 14)$ by QM method.

Given that minterms function

$F = f(p, q, r, s) = \Sigma (0, 3, 5, 6, 7, 11, 14)$.

(i) Stage 1

p	q	r	s	p/q
0	0	0	0	0
0	0	1	1	3
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	1	1	11
1	1	1	0	14

8 4 2 1

(ii) stage 2

P	Q	R	S	i/p
0	-	1	1	(3,7)
-	0	1	1	(3,11)
0	1	-	1	(5,7)
0	1	1	-	(6,7)
-	1	1	0	(6,14)

(iii) stage 3

~~EP~~ P Q R S

~~(3,11,6,14)~~

	0	3	5	6	7	11	14
0 (p'q'r's')	(x)						
(3,7) p'r's		x			x		
(3,11) q'r's		x				(x)	
(5,7) p'q's			(x)		x		
(6,7) p'q'r				x	x		
(6,14) q'r's'				x			(x)


∴ essential prime implicants = 0, 5, 11, 14

The equation ∴ $y = p'q'r's' + q'r's + p'q's + q'r's'$

3) (a) decoder :

It is a combinational logic circuit whose the decoder takes n inputs and gives 2^n outputs and those input is selected a selector ; the operation takes place when this selector is high.

Truth table : 3 to 8 decoder



Diagram

E	A	B	C	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

$$Y = \cancel{A'B'C'C} + \cancel{A'B'C} + \cancel{A'BC'} + \cancel{A'BC} + \cancel{AB'C'} + \cancel{AB'C} + \cancel{ABC'} + \cancel{ABC}$$


b) 8 to 1 mux.

multiplexer : It is combinational circuit which has many inputs and 1 output. It is also called as data selector and operates as data selector.

It is having 2^n selector lines which decide the input and give as output.

Application : Data selector works for selection of 1 data in many data and finally give that selected data as output.

Block diagram




Truth table

A	B	C	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1


$$\begin{aligned}
 I_0 &= A'B'C' & I_4 &= AB'C' \\
 I_1 &= A'B'C & I_5 &= AB'C \\
 I_2 &= A'BC' & I_6 &= ABC' \\
 I_3 &= A'BC & I_7 &= ABC
 \end{aligned}$$

logic diagram



$$Y = A'B'C' + A'B'C + A'BC' + A'BC + AB'C' + AB'C + ABC' + ABC$$

4) a) Parallel binary adder/subtractor.



Construction :

Take four full adder and connect them and add the XOR gate, put one i/p from C₀ and another from the given problem. ~~to~~ full adder. Then one more input A to the full adder. Connect the sum and carry line as shown.

Operation :

(i) Adder :

Working as adder from the given equn or problem, provide A and B input but when it is adder then provide ~~the~~ input as zero (0) to the XOR because if another input is also zero then it gives output of XOR as 1 then it balances with A.

When ^{we} put the input then the result will be the addition of those inputs.


(ii) Subtractor :

When parallel binary adder work as the subtractor then we have to give one input as 1 to the XOR gate. Then the parallel binary adder work as subtractor to the given equs or problem.

The result given by this will be subtraction of the both inputs.

6) SR Flip flop with NAND Gate

Diagram



Truth table


S	R	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	ND
1	1	1	ND

} Nochange.
 } Reset
 } set
 } not defined

Excitation table

Q_n	Q_{n+1}	S	R
0	0	0	X
0	1	0	1
1	0	1	0
1	1	X	0

K map



$$Y = S + \bar{R}Q_n$$


Operation : The SR flip flop is made up of SR latch and along with two NAND gate.

The SR flip flop has two inputs S and R.

- (i) when we assume that the (present output) $Q_n = 0$ when $S = R = 0$ and $Q_n = 1$ when $S = R = 0$. in this time the next output does not change.
 $Q_{n+1} = 0 = 1$
- (ii) When we assume $Q_n = 0$ and $Q_n = 1$ when $S = R = (0, 1)$. when reset is high then output will be low. Then $Q_{n+1} = 0$. called reset.
- (iii) when we assume $Q_n = 0$ & $Q_n = 1$ when $S = R = (1, 0)$ when set is high then output will be high. Then $Q_{n+1} = 1$ called set.
- (iv) when we assume $Q_n = 0$ & $Q_n = 1$ when $S = R = (1, 1)$ then which is not possible.

JK flip flop

Diagram



(9)

Truth table

J	K	Q_n	Q_{n+1}	
0	0	0	0	No change
0	0	1	1	
0	1	0	0	reset
0	1	1	0	
1	0	0	1	set
1	0	1	1	
1	1	0	1	toggle
1	1	1	0	

Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

K-map

R \bar{Q}_n 00 01 11 10

0	0	1	0	0
1	1	1	0	1

$Y = \bar{R}Q_n + SR\bar{Q}_n$


operation :

- (i) when we assume that $Q_n = 0$ and $Q_{n+1} = 0$ when $J = K = 0$ then the next state output $Q_{n+1} = 0$ no change in the output
- (ii) when we assume $Q_n = 0$ and $Q_{n+1} = 0$ when $J = K = (0, 1)$ then the next state output $Q_{n+1} = 0$ because $K = \text{reset}$ means zero.
- (iii) when we assume $Q_n = 0$ and $Q_{n+1} = 1$ when $J = K = (1, 0)$ then the $Q_{n+1} = 1$ because $J = \text{set}$ means one.

(iv) Here the JK has used toggling to get output for when $J=K=1$ and assume $Q_n=0$ and 1 then this toggle and give output as $Q_{n+1}=1$ and $Q_{n+1}=0$ when $Q_n=0$ and $Q_n=1$.


7) Master-slave JK flip flop.

Diagram



Block diagram


clk ↑	ON	OFF
clk ↓	OFF	ON



Truth table

clk	J	K	Qm	Q	
1	0	0	0	0	} Nochange.
1	0	0	1	1	
1	0	1	0	0	} Reset
1	0	1	1	0	
1	1	0	0	1	} set
1	1	0	1	1	
1	1	1	0	1	} toggle.
1	1	1	1	0	

Waveform



working : In the normal JK flip flop is used to remove the not defined for last term. and we use toggle but we use MS JK FF because in JKFF we have high racing in it which can't be controlled so, we use this to remove racing from it. In waveform when the clock is high. then it takes two terminal Q_1 two terminal at low.


Encoder convert:
 (2) Redable. Anm to coded Anm.



The output for priority encoder depends upon the highest priority in input side:

If the encoder consists of 2 or more highest priority then it choose which as more significant higher.

Logical diagram



Truth Table

Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇	A	B	C
1	0	0	X	X	X	X	X	0	0	0
0	1	X	X	X	X	X	X	0	0	1
0	0	1	X	X	X	X	X	0	0 ⁽¹⁾	0
0	0	0	1	X	X	X	X	0	0 ⁽¹⁾	1
0	0	0	0	1	X	X	X	1	0	0
0	0	0	0	0	1	X	X	1	0	1
0	0	0	0	0	0	1	X	1	0 ⁽¹⁾	0
0	0	0	0	0	0	0	1	1	0 ⁽¹⁾	1

-10-


$$A = Y_4 + Y_5 + Y_6 + Y_7$$

$$B = Y_2 + Y_3 + Y_6 + Y_7$$


$$C = Y_1 + Y_3 + Y_5 + Y_7$$

Circuit diagram

$Y_0 \quad Y_1 \quad Y_2 \quad Y_3 \quad Y_4 \quad Y_5 \quad Y_6 \quad Y_7$




b) $f(W, X, Y, Z) = \Sigma (0, 1, 5, 6, 7, 9, 12, 13)$



	Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7
\bar{d}	0	0	0	1	0	0	1	0
d	1	0	1	1	1	0	0	1

$1 \quad 0 \quad d \quad 1 \quad d \quad 0 \quad \bar{d} \quad d..$




- The different types of PLD's are
- PROM = Programmable read only memory
 - PLA = Programmable Logical array
 - PAL = Programmable array logic

① Programmable read only memory (PROM) in which programmable OR gate and fixed AND.


Example: $f(x) = \Sigma(0, 2, 3)$ and $f(x) = \Sigma(4, 5, 6)$

\downarrow \downarrow
 $f(a, b, c)$ $f(a, b, c)$



② PAL :- Programmable array logic in which programmable AND gate and fixed OR gate.


$$f(x) = x'y + y'x$$



3) PLA :- Programmable logic array in which both AND and OR gate are programmable.

$$f(x,y) = x'y + yx'$$

-10-



Q. no. (8). Convert following Boolean function into

i. $f(abc) = (\bar{a} + b)(b + \bar{c})$ - min term

ii = $(\bar{a} + b + c\bar{c})(b + \bar{c} + a\bar{a})$

$(\overset{0}{\bar{a}} + \overset{1}{b} + \overset{1}{c}) (\overset{0}{\bar{a}} + \overset{1}{b} + \overset{0}{\bar{c}}) (a + b + \bar{c}) (\bar{a} + b + \bar{c})$

= POS' Truth table 110 (0,1,0) Repeated

D	a	b	c	y
0	1	1	1	→ 0
1	1	1	0	→ 1 → 1
2	1	0	1	→ 0
3	1	0	0	→ 0
4	0	1	1	→ 4 → 1
5	0	1	0	→ 5 → 1
6	0	0	1	→ 0
7	0	0	0	→ 0

$f(abc) = \prod (1, 4, 5)$

$f(abc) = \sum (0, 2, 3, 6, 7)$

min term,

(2) $f(x,y,z) = x + \bar{x}\bar{z}(y + \bar{z})$

$x + \bar{x}y\bar{z} + \bar{x}\bar{z}$

$x(\underline{y + \bar{z}}) (\underline{\bar{z} + \bar{z}}) + \bar{x}y\bar{z} + \bar{x}\bar{z}(y + \bar{z})$

$\underline{x y \bar{z}} + \underline{x \bar{y} \bar{z}} + \underline{x \bar{z}} + \underline{x(\bar{z})} + \underline{\bar{x} y \bar{z}} + \underline{\bar{x} \bar{z}} + \underline{\bar{x} y \bar{z}}$

Repeated so

$\sum (0, 2, 4, 5, 6, 7) = \prod (1, 3)$

max term

	x	y	z	f
0	0	0	0	1
1	0	0	1	→ 0
2	0	1	0	1
3	0	1	1	→ 0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1