



Internal Assessment Test - 1

Sub:	Digital System Design using Verilog				Code:	BEC302	
Date:	06/11/2024	Duration:	90 mins	Max Marks:	50	Sem:	III Branch: ECE

Answer any Five Questions

	$K = W'Y + YZ$	Marks	CO	PET
1.	a) Solve the function $K=f(w,x,y,z)=\sum(0,1,4,5,9,11,13,15)$ using K-map b) Simplify the function $F=f(P,Q,R,S)=\sum(0,3,5,6,7,11,14)$ using OM method.	[10]	CO1	L2
2.	a) Define encoder. Write the truth table, equations and circuit diagram of 8-to-3 line priority encoder b) Implement the function $f(w,x,y,z)=\sum(0,1,5,6,7,9,12,15)$ using 8-to-1 line multiplexer	[10]	CO2	L2
3.	a) Define decoder. Write the truth table, equations and circuit diagram of 3-to-8 line decoder b) Explain the operation of 8-to-1 line multiplexer with block diagram truth table, and equations	[10]	CO2	L2
4.	a) Construct parallel binary adder/ subtractor using full adder block and EX-OR gates. Also explain the operation of it. b) Design two-bit comparator using cascade connection of one bit comparators and explain its operation.	[10]	CO2	L2

5.	Explain different types of PLD's with example	[10]	CO2	L2
6.	With neat diagram and truth table, explain the operation of SR & JK flip-flop	[10]	CO3	L2
7.	With diagram, wave forms & truth table explain the working of MS-JK flip-flop	[10]	CO3	L2
8.	Convert following Boolean function into: i) $f(abc)=(a'+b)(b+c')$ Min term canonical form, ii) $f(xyz)=x+x'z'(y+z')$ Max term canonical form	[10]	CO1	L3


CI

KJS
CCI

H.P.PP
HOD

IAT-1

1) a) $K = f(w, x, y, z) = \Sigma (0, 1, 4, 5, 9, 11, 13, 15)$.



The equation after solving the K-map.

$$y = \bar{w}\bar{y} + wz.$$

$y = \bar{w}\bar{y} + wz$

b) $F = f(p, q, r, s) = \Sigma (0, 3, 5, 6, 7, 11, 14)$ by QM method.

Given that minterms function

$$F = f(p, q, r, s) = \Sigma (0, 3, 5, 6, 7, 11, 14).$$

(i) Stage 1

P	Q	R	S	$\cdot P$
0	0	0	0	0
0	0	1	1	3
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	1	1	11
1	1	1	0	14

(ii) stage 2

P	Q	R	S	\bar{P}/P
0	-	1	1	(3,7)
-	0	1	1	(3,11)
0	1	-	1	(5,7)
0	1	1	-	(6,7)
-	1	1	0	(6,14)

(iii) stage 3 $\bar{P}/P \neq Q \neq R \neq S$

(8,11,6,14)

	0	3	5	6	7	11	14
0 ($p'q'r's'$)	(X)						
(3,7) $p'rs$		X			X		
(3,11) $q'r's$		X				(X)	
(5,7) $p'qs$			(X)		X		
(6,7) $p'qr$				X	X		
(6,14) $q'r's$				X			(X)

∴ essential prime implicants = 0, 5, 11, 14

The equation : $y = p'q'r's' + q'r's + p'qs + qr's$

3). (a) decoder :

It is a combinational logic circuit where the decoder takes n inputs and gives 2^n outputs and there input is selected a selector ; the operation take place when this selector is high.

Truth table: 8-to-8 decoder

A					$y_0 = A'B'C'$
B					$y_1 = A'B'C$
C					$y_2 = A'BC'$
					$y_3 = A'BC$
8-to-8 decoder		$y_4 = AB'C'$			
E					$y_5 = AB'C$
					$y_6 = ABC'$
					$y_7 = ABC$

Diagram

E	A	B	C	y_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
0	X	X	X	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0
1	0	1	0	0	0	1	0	0	0	0	0
1	0	1	1	0	0	0	1	0	0	0	0
1	1	0	0	0	0	0	0	1	0	0	0
1	1	0	1	0	0	0	0	0	1	0	0
1	1	1	0	0	0	0	0	0	0	1	0
1	1	1	1	0	0	0	0	0	0	0	1

(4)

$$Y = \cancel{A'B'C'} + \cancel{A'B'C} + \cancel{ABC} + \cancel{ABC} + \cancel{AB'C} + \cancel{ABC} + \cancel{ABC} + \cancel{ABC}$$


b) 8 to 1 mux.

multiplexer : It is combinational circuit which has many inputs and 1 output. It is also called as data selector and operates as data selector.

It is having 2^n selector pins which decide the input and give an output.

Application : Data selector works for selection of 1 data in many data and finally give that selected data as output.

Block diagram



Truth table

(5)

A	B	C	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

$$I_0 = A'B'C'$$

$$I_4 = AB'C'$$

$$I_1 = A'B'C$$

$$I_5 = AB'C$$


$$I_2 = A'BC$$

$$I_6 = ABC'$$

$$I_3 = A'B'C$$


$$I_7 = ABC$$

logic diagram



$$Y = A'B'C + A'B'C' + A'BC + A'BC' + AB'C' + AB'C + ABC'$$

4) a) Parallel binary adder/subtractor.



construction :

Take four full adder and connect them and add the XOR gate, put one pip from C_0 and another from the given problem. ~~one~~ to full adder. Then one more input A to the full adder. Connect the sum and carry lines as shown.

Operation :

Working as adder from the given eqn or problem. provide A and B input but when it is adder then provide ~~one~~ input as zero (0) to the XOR because if another input is also zero then it gives output of XOR as 1 then it balances with A .

When we put the input then the result will be the addition of those inputs.

(7)


(ii) Subtractor:

When parallel binary adder work as the subtractor then we have to give one input as 1 to the XOR gate. Then the parallel binary adder works as subtractor for the given subtraction problem.

The result given by this will be subtraction of the both inputs.

6) SR Flip flop with NAND gates

Diagram



Truth table


S	R	Qn	Qnti
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	ND
1	1	1	ND

No change.
Reset
Set.
not defined

Excitation table

Qn	Qnti	S	R
0	0	0	X
0	1	0	1
1	0	1	0
1	1	X	0

K map



(8)

$$Y = S + \bar{R}Q_n$$


Operation : The SR flip flop is made up of SR latch and along with two NAND gates.

The SR flip flop has two inputs S and R.

- (i) when we assume that the (present output) $Q_n = 0$ when $S = R = 0$ and $Q_n = 1$ when $S = R = 1$. In this time the next output does not change. $Q_{n+1} = 0 = 1$
- (ii) when we assume $Q_n = 0$ ~~and~~ and $Q_n = 1$ when $S = R = (0,1)$. When reset is high then output will be low. Then $Q_{n+1} = 0$ called reset.
- (iii) when we assume $Q_n = 1$ $Q_n = 1$ when $S = R = (1,0)$ when set is high then output will be high. Then $Q_{n+1} = 1$ called set.
- (iv) when we assume $Q_n = 0$ & $Q_n = 1$ when $S = R = (1,1)$ then which is not possible.

JK flip flop

Diagram



⑨

Truth table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

No change

Reset

Set

Toggle

Excitation table

Q_n	Q_{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

K-map

R \bar{Q}_n	00	01	11	10
S	0	1	3	2
0	0	1	0	0
1	1	0	0	1

$$Y = \bar{R}Q_n + S\bar{R}\bar{Q}_n$$

operation:


- (i) when we assume that $Q_n=0$ and $Q_n=1$ when $J=K=0$ then the next state output $Q_{n+1}=0$ no change in the output
- (ii) when we assume $Q_n=0$ and $Q_n=1$ when $J=K=(0,1)$ then the next state output $Q_{n+1}=0$ because $K=\text{reset}$ means zero.
- (iii) when we assume $Q_n=0$ & $Q_n=1$ when $J=K=(1,0)$ then the $Q_{n+1}=1$ because $J=1$ means set

(10)


(iv) Here the JK has used toggling to get output for when $J=K=1$ and assume $Q_n=0$ and 1 then this toggle and give output as $Q_{n+1}=1$ and $Q_{n+1}=0$ when $Q_n=0$ and $Q_n=1$.

7) Master-slave JK flip flop.

Diagram



Block diagram



(11)

Truth table

clk	J	K	Qm	\bar{Q}
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0


No change.

Race

Set

Toggle

Waveform



working : In the normal JK flip flop we used to remove the not defined for last term and we use toggle but we use MS JK FF because in JKFF we have high racing in it which can't be controlled so, we use this to remove racing from it. In waveform when the clock is high. then \bar{Q} pt take two terminal & two terminal at low.

② Encoder Concepts:
Redundant form to coded form.


(j2)



The output for priority encoder depends upon the highest priority in input side.

If the encoder consists of 2 or more highest priority then it choose which is more significant higher.

Logical diagrams



Truth Table

Y_0	Y_1	Y_2	Y_3	Y_4	Y_5	Y_6	Y_7	A	B	C
1	0	0	X	X	X	X	X	0	0	0
0	1	X	X	X	X	X	X	0	0	1
0	0	1	X	X	X	X	X	0	1	0
0	0	0	1	X	X	X	X	0	1	1
0	0	0	0	1	X	X	X	1	0	0
0	0	0	0	0	1	X	X	1	0	1
0	0	0	0	0	0	1	X	1	1	0
0	0	0	0	0	0	0	1	1	1	1

(13)


$$A = Y_4 + Y_5 + Y_6 + Y_7$$

$$B = Y_2 + Y_3 + Y_6 + Y_7$$


$$C = Y_1 + Y_3 + Y_5 + Y_7$$

Circuit diagram

$$Y_0 \quad Y_1 \quad Y_2 \quad Y_3 \quad Y_4 \quad Y_5 \quad Y_6 \quad Y_7$$




b) $f(w_1, x_1, y_1, z_2) = \Sigma (0, 1, 5, 6, 7, 9, 12, 15)$



	\bar{y}_0	y_1	y_2	y_3	y_4	y_5	y_6	y_7
\bar{d}	0	0	0	1	0	0	1	0
d	1	0	3	1	1	1	0	1

1' 0 d 1 d 0 \bar{d} d..



Q 5 The different types of PLD's are

PROM = Programmable read only memory


PLA = Programmable Logic array

PAL = Programmable array logic


i) Programmable read only memory (PROM)
which programmable OR gate and fixed AND.

Example : $f(x_1) = \sum(0, 2, 3)$ and $f(x_1) = \sum(4, 5, 6)$
 $f(a, b, c)$ $f(a, b, d)$

(15)



② PAL :- Programmable array logic in which programmable AND gate and fixed OR gate.




16

3)

PLA = Programmable logic array in which both AND and OR gate are programmable.

$$f(x) = x'y + yx'$$



Q. No. 8. Convert following Boolean Function into

i. $f(a,b,c) = (\bar{a}+b)(b+\bar{c})$ - min term

$$\text{ii} = (\bar{a}+b+c\bar{c})(b+\bar{c}+a\bar{a})$$

$$(\bar{a}+b+c)(\bar{a}+b+\bar{c})(b+b+\bar{c})(\bar{a}+b\bar{c})$$

= P.O.T Truth table 110 (0+0) Repeated

D	a	b	c	y
0	1	1	0	0
1	1	1	0	1
2	1	0	1	0
3	1	0	0	0
4	0	1	1	1
5	0	1	0	1
6	0	0	1	0
7	0	0	0	0

$$f(a,b,c) = \overline{\prod}(1,4,5)$$

$$f(a,b,c) = \sum(0,2,3,6,7)$$

min term,

(2) $f(x,y,z) = x + \bar{x}\bar{z}(y+z)$

$$x + \bar{x}y\bar{z} + \bar{x}\bar{z}$$

$$x(y+z)(\bar{z}+z) + \bar{x}y\bar{z} + \bar{x}\bar{z}(y+z)$$

$$\underbrace{xyz}_{1} + \underbrace{x\bar{y}z}_{1} + \underbrace{x\bar{z}}_{1} + \underbrace{x(y+z)}_{1} + \underbrace{(\bar{x}y\bar{z})}_{0} + \underbrace{(\bar{x}\bar{z}(y+z))}_{0}$$

Replied So

$$\sum(0,2,4,5,6,7) = \overline{\prod}(1,3)$$

max term

	X	Y	Z	f
0	0	0	0	1
1	0	0	1	0
2	0	1	0	1
3	0	1	1	0
4	1	0	0	1
5	1	0	1	1
6	1	1	0	1
7	1	1	1	1