CBCS SCHEME

5

BANGALORITE:

3 hrs.

BEC302

Digital System Design using Verilog

Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module. 2. M : Marks, L: Bloom's level, C: Course outcomes.

6 TON

Module -1	M	L	C
	4	L3	CO1
 Find the prime implicants and the essential prime implicants of the following Boolean functions using Karnaugh maps. i) f(a, b, c, d) = Σ(1, 5, 6, 7, 11, 12, 13, 15) ii) f(a, b, c, d) = Σ(0, 1, 4, 5, 9, 11, 13, 15) 	8	L4	CO1
Simplify the given boolean function using Quine McCluskey minimization technique for the function $O = f(a, b, c, d) = \sum(0, 1, 2, 3, 6, 7, 8, 9, 14, 15)$	8	L3	CO1
OR	T .		God
Place the following equations into the proper canonical form: i) $P = f(a, b, c) = ab' + ac' + bc$ ii) $G = f(w, x, y, z) = w'x + yz'$	4	L3	CO1
 Find the minimal sum and minimal product for the following Boolean functions using Karnaugh maps i) f(a,b,c,d) = abd + bcd + abd + bcd ii) f(a,b,c,d) = (a + b)(a + c + d)(a + b + d)(a + c + d) 	8	L4	CO1
Simplify the given boolean function using quine. McCluskey minimization technique for the function. $s = f(a, b, c, d) = \Sigma(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$. 8	L3	CO1
Module – 2			
Design and explain binary full adder with block diagram, Karnaugh map and logic circuit.	10	L3	CO2
Define decoder, write the symbol, truth table and logic circuit for 3:8 line decoder using minterm generator.	10	L2	CO2
OR			
D T hill in the late of the late of the second lagin aircouit for Ail	10	L2	CO2
 Realize the Boolean function f(w, x, y, z) = Σ(0, 1, 5, 6, 7, 9, 12, 15) i) Using 8:1 MUX ii) Using 4:1 MUX 	10	L2	CO2
1 of 2			
	 indicating when a majority of four inputs is tree. Find the prime implicants and the essential prime implicants of the following Boolean functions using Karnaugh maps. i) f(a, b, c, d) = Σ(1, 5, 6, 7, 11, 12, 13, 15) ii) f(a, b, c, d) = Σ(0, 1, 4, 5, 9, 11, 13, 15) Simplify the given boolean function using Quine McCluskey minimization technique for the function O = f(a, b, c, d) = Σ(0, 1, 2, 3, 6, 7, 8, 9, 14, 15) Place the following equations into the proper canonical form: P = f(a, b, c) = ab' + ac' + bc P = f(a, b, c) = ab' + ac' + bc G = f(w, x, y, z) = w'x + yz' Find the minimal sum and minimal product for the following Boolean functions using Karnaugh maps f(a, b, c, d) = abd + bcd + abd + bcd f(a, b, c, d) = (a + b)(a + c + d)(a + b + d)(a + c + d) Simplify the given boolean function using quine. McCluskey minimization technique for the function. s = f(a, b, c, d) = Σ(1, 3, 13, 15) + Σd(8, 9, 10, 11) Define decoder, write the symbol, truth table and logic circuit for 3:8 line decoder using minterm generator. OR Define multiplexer, write the symbol, truthtable and logic circuit for 4:1 multiplexer using enable input. Realize the Boolean function f(w, x, y, z) = Σ(0, 1, 5, 6, 7, 9, 12, 15) Using 8:1 MUX Using 8:1 MUX Using 4:1 MUX 	Design a combinational logic truth table so that an output is generated indicating when a majority of four inputs is tree.4•Find the prime implicants and the essential prime implicants of the following Boolean functions using Karnaugh maps. i) f(a, b, c, d) = $\Sigma(1, 5, 6, 7, 11, 12, 13, 15)$ ii) f(a, b, c, d) = $\Sigma(0, 1, 4, 5, 9, 11, 13, 15)$ 8•Simplify the given boolean function using Quine McCluskey minimization technique for the function $O = f(a, b, c, d) = \Sigma(0, 1, 2, 3, 6, 7, 8, 9, 14, 15)$ 8•OR••Place the following equations into the proper canonical form: i) $P = f(a, b, c) = ab' + ac' + bc$ ii) $G = f(w, x, y, z) = w'x + yz'$ 4•Find the minimal sum and minimal product for the following Boolean functions using Karnaugh maps i) $f(a, b, c, d) = \overline{abd} + bcd + a\overline{bd} + bc\overline{d}$ ii) $f(a, b, c, d) = a(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$ 8•Module - 2•Module - 2•OR•Notule - 2•Design and explain binary full adder with block diagram, Karnaugh map and logic circuit.•OR•Network, write the symbol, truth table and logic circuit for 3:8 line 	Design a combinational logic truth table so that an output is generated indicating when a majority of four inputs is tree.4L3indicating when a majority of four inputs is tree.5Find the prime implicants and the essential prime implicants of the following Boolean functions using Karnaugh maps. i) f(a, b, c, d) = $\Sigma(1, 5, 6, 7, 11, 12, 13, 15)$ 8L4i) f(a, b, c, d) = $\Sigma(0, 1, 4, 5, 9, 11, 13, 15)$ 8L3i) f(a, b, c, d) = $\Sigma(0, 1, 2, 3, 6, 7, 8, 9, 14, 15)$ 8L3checking equations into the proper canonical form: ii) G = f(w, x, y, z) = w'x + yz'4L3ii) G = f(w, x, y, z) = w'x + yz'8L4iii) f(a, b, c, d) = $\Delta d + bcd + abd + bcd$ iii) f(a, b, c, d) = $\Delta d + bcd + abd + bcd$ 8L4iii) f(a, b, c, d) = (a + b)(a + c + d)(a + b + d)(a + c + d)8L4iii) f(a, b, c, d) = $(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$ 8L3Module - 2ORImplify the given boolean function using quine. McCluskey minimization f(a, b, c, d) = $\Sigma(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$ Module - 2ORImplify the given boolean function using quine. McCluskey minimization s = f(a, b, c, d) = $\Sigma(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$ Module - 2ORImplify the given boolean function using quine. McCluskey minimization for the function. s = f(a, b, c, d) = $\Sigma(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$ Implify the given boolean function using quine. McCluskey minimization for d, b, c, d) = $\Sigma(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$ <

			BEC302		
		Module – 3			000
Q.5	a.	Develop the characteristic equation for i) SR flip flop ii) JK flip flop iii) D flip flop iv) T flip flop.	10	L3	CO3
	b.	Explain serial in, parallel at unidirectional shift register and parallel in serious out unidirectional shift register.	10	L2	CO3
		OR OR			~~~
Q.6	a.	Explain Mod-4 ring counter and Mod-8 twisted ring counter with logic diagram and counting sequence.	10	L2	CO3
	b.	Design a synchronous Mod-6 counter using clocked D-flip flop.	10	L3	CO3
		Module – 4			004
Q.7	a.	Explain logical operators and relational operators used in verilog.	8	L2	CO4
	b.	Illustrate i) NETS ii) Register iii) Vector iv) integer data types with an example.	8	L2	CO4
	c.	Write a verilog code for full adder using data flow description style.	4	L2	CO4
		OR	0	TA	CO
Q.8	a.	Illustrate the structure of behavioural description with an example using half adder.	8	L2	CO4
	b.	Illustrate the structure of verilog module with an example using half subtractor.	8	L2	CO4
	c.	Write a verilog code for binary to gray using behavioural description style.	4	L2	CO
		Module – 5	0	TO	CO
Q.9	a.	Write the syntax of IF and EISE-IF with an example.	8	L2	CO4
	b.	Write logic symbol, flowchart and program for D-latch using behavioural description style.	8	L2	CO
	c.	Write a verilog code for 8:1 MUX using behavioural description style.	4	L2	CO
	1	OR	0	112	CO
Q.10	a.	Explain the structure of structural model with built in gates using example of half adder. Also mention an primitive built in gates.	8	L2	
	b.	Write a verilog code of a 3-bit ripple carry adder using structural description model.	8	L2	CO
	c.	Write a verilog code of SR flip flop using behavioural description style.	4	L2	CO

2 of 2

Electronic, Poinciples and Circuits Module - I 1 (a) Derive expressions Vin, Vout and Ay for a common emilter circuit with ac equivalent circuit with II-model. NO SRI ERE TE ▲ Common Emitter circuit & its AC equivalent circuit Using TI-model. · Using Ohm's law, the 1/P voltage can be expressed Vin = ib Bre • In the collector circuit, the ac D/P voltage: Vout = ic (RC11RL) -> Vour - Bib (RellRi) [: B=ic] · Voltage gain is given by Av = Vout - Bio (RellR1) Av = RellRi Ne' · Expression for ac collector resistance re= Rc11RL . [Av = rc] where re'= 25mV . TES IEQ

1 (b) What is the veltage gain and output voltage across the load netistor of Upp amplifier? -> Given: RI= 10K2, R=2.2K2, Rc=3.6K2, RE=1K2, R1= 10 KS2, Vac = 10V, VBE = 0.7V, Vin = 2mV. W.KT: AV = ReliRi [from ac II-model] Vector ASION SR. 3,CKA & Te = 25mV Vin Rescarden Re JEQ. · From the circuit. VB = VCC XR2 $R_1 + R_2$ = 10 × 2.2K 10K+2,2K since, = 1.80V. VE = IERE IEg= VE RE VBE = VB-VE, $= \frac{1.10}{1k} = 1.1mA$ VE - VB - VBE = 1.80 - 0.7re'= 25mV = 22.727.52 VE = 1.1V 1.1mA ". Av = RcIIRt = 3.6K II IDK - 2.64K Te' 22.73 22.73 Av = 116.14 · W.K.T: Av = Vout Vin . Vout = Av. Vin = 116.14×2mV Vout = 0,232 V

2(a) With a neat diagram explain loading effect of input impedance. > De analyze the leading effect of 1/P impedance, we use a source resultor or generator resistor (Rg) across the 1/P voltage supply. ▲ CE amplifier. ▲ ac equivalent TI-malel · Due to some vellage drop across Rg, the net AC -vollage across the emilter diale will derease. · The 1/P impedance includes the effects of the biasing resisters R1 E1R2, in parallel with the input impedance of base Zin (base). · Input impedance at stage: Zin(stage) = R, 11R211 Bre' · Input impedance at base: Zin (base) = Bre' -> With voltage divider theorem, We can write: \$\frac{1}{2} zm(xeage) \vert \vert_g
\vert_ge) \vert_m - \vert_m cstage) \text{x \vert_ge}
\vert_RG + \vert_m cstage)
\vert_ge
\vert Ovg

PAGENO DATE 2(b) is Emiller-Feedback Bias: · Basic idea of this Bias circuit WOI RC Ro >IF Ic moreases, VE increases causing the in VB which leds to less TB which is opposing original increase in Ic. > in this bias Emiller voltage is ted SRE back to the base circuit & it is negative because it opposes the original change in Ic stabilizing 8-point. -> But this bias circuit is not much popular, because &-point variation is still too large -> Equations of Emitter feedback bias: IE - Va - VBE RE + RB/Bdc VE = FERE $V_{B} = V_{E} + 0.7V$ Ve - Vec - Icke, (i) Collector Feedback bias: + VCC · Also known as self bias RB SPC · Suppose, if Te increases, it decreases Vc -> decreases VB inturn decreasing TB, which again opposes original increase in Ic > Hence, it uses a negative feedback in attempt to reduce original change in collector urrent. , VB= D. 7V, Vc= Vcc-IcRc IE = VCC - VBE RC + RB/Bdc

· collector -feedback bias is more effective than emitter-feedback in stabilizing g-point (iii) Collector & Emitta Feedback bias: +Vcc > This feedback bias is more a combination of both Emitter feedback bias cht RC RB m and collector feedback bias asaut. · Analyzing equations are : FE It = Vcc - VBE RC+RE+RB/BdC VE = JERE VB = VE + 0 17V Ve = Vec - VeRc 3(a) The three biasing mades to bias mos amplifier arei (i) Biaring by fixing Vas: · Most straight toward method to bias a MOSFET. · Initially Vas is varies to get requised ID. · Once adequate Ip is obtained, vos is fixed · But, this biasing is not a good approach WikiTi ID= + un cox W (Vas-V4)2 · Values of pen, cox, w, Vt vary for two differen -t motor MOSFET's. Both µD & Vt depend on temp -erative

PAGE NO. DATE J____ · tlence, if we fix vas, Ip becomes very much timperature dependant, due to which variability of ID increases very much Device 1. - -/ Device 2 Vas > Vas in the source. Vpp We can nonte, By KVL, Rollo Rth + $V_{g} = V_{gs} + R_{s} I_{D} - D$ $[:'I_{D} = I_{s}] V_{q}$ $[V_{qs} = V_{q} - V_{s}$ TVp = Vp - Vs. · In eq"D, if Vg is much greater than Vgs, Ip will be mostly determined by values of Vg & Rg. · However, it Va is not much greater than Vas, resistor Rs provides negative feedback which acts to stabilize the values of bias aerrent TD · Eq. Dimelicates that since va is fixed, vas will have to decrease, but this inturn decreases Ip Thus the negative feedback action of ks keeps
To as constant as possible.
It reduces the variability Tp, hence stabilizing 3-point

(iii) Drain to gate Feedback Resister: Ra VDD · Negative feedback increases bias stability Ra VDD · Applying KVL to drain to eource with D VDS · VDD · LORD + VDS = O VDD · JORD + VDS = O VDD · JORD + VDS - O From circuit, Vg = Vp $V_{GS} = V_{G} - V_{S} = V_{D} - V_{S} = V_{DS}$ $\therefore [V_{GS} = V_{DS}]$ Therefore, eq" () can also be written as Nop · Joko + Vas - @ Also in saturation, 1 = 1 µn cox w (Vas - Vt)2 - 3 Hence, eq @ can be written as Tp = (-1) Vas + Vop Rp (Rp Rp Vpo Device 1 Kegno Egno y = m x + c.> If temperature increases, Ja PDL Ip should reduce, which inturn reduces Vas · According to drain chase clinistics, if the Ise, To Use, which opposes initial assumption . Hence, here the negative feedback resistor RG comes into action. It maintains To current a constant as much as possible. · fleuce, &-point will be stable.

3(b) Explain the T-equivalent circuit model of MOSFET. $\begin{array}{c|c} & p & fid = gm^{U}gs \\ \hline g = 0 & g \\ \hline g = 0 & g$ · Figure shows T-equivalent model of MOSFET without internal resultance no. · By including the internal resistance ro, the t-equivalent model can be redrawn as G + Ugs Treed Tree T-equivalent model is preferred when source resistance rs is included.
Π-model is preferred if source resistance rs is absent is absent. 4 (a) With a small-signal equivalent model of MOSFET, derive an expression of voltage gain and transconductance.

VDD ERD JID ⇒ the Did=gmys to · VD O vg Small signal equivalent model · Total current is represented as: iD = 1 Kno W (Vas - VL)² = + Km W [Vqs + Vqs + (-Ve)]2 → Total ac component can be obtained by considering only ac components id = 1 Kn W [Vgs + 2 Vgs Vgs - Vgs Vt] id = + Kn w & [Vas Vas - Vas Vt] id = Km W/ Vqs - Vt] Trans conductance: • Defined as ratio of output to the 1/P voltage gm = <u>DIP airreut</u> = <u>Id</u> <u>UP voltage</u> <u>Ugs</u> we have: <u>id</u> = <u>Km W</u> [<u>Vgs</u> (<u>Vgs - Vt</u>)] ig = Kn.W [Vgs (Vgs - Ve)] Vgs L Vgs 9m = KnW (Vas-VE)

· Voltage gain Av = Vout : id Rp Vas Vgs Vgs Av - gmRD 4(b) Explain common source follower and derive the expression of voltage gain with necessary equation -> The commor-Drain configuration of MOSFET is known as common source follower ma 15, 18 ₹RL Step1: ac equivalent T-model of Common Drain Configeration, > id 80 MM Rsig ars gm Vsig Rs SRL Stepa: Input & Output Resistance Rin = 00 (due to Gate insulation) Rout - No 11_1 gm

Step3: $A_V = Vout = Rs$ $V_{in} = Rs + 1$ g_{m} Vout 2 Vin Rs Rs + 1 gm \Rightarrow Av = gmRsI+gmRs

R/2R ladder D/A converter




Fig 18-25

A 4-input D/A converter has 16 possible outputs, an 8-input A/D converter has 256 possible outputs, and a 16-input D/A converter has 65,536 possible outputs. This means that the negative-going staircase voltage of Fig. 18-24b can have 256 steps with an 8-input converter and 65,536 steps with a 16-input converter. A negative-going staircase voltage like this is used in a digital multimeter along with other circuits to measure the voltage numerically. The binary-weighted D/A converter can be used in applications where the number of inputs is limited and where high precision is not required. When a higher number of inputs is used, a higher number of different resistor values is required. The accuracy and stability of the D/A converter depends on the absolute accuracy of the resistors and their ability to track each other with temperature variations. Because the input resistors all have different values, identical tracking characteristics are difficult to obtain. Loading problems can also exist with this type of D/A converter because each input has a different input impedance value. The R/2R ladder D/A converter, shown in Fig. 18-25, overcomes the limitations of the binary-weighted D/A converter and is the method most often used in integrated-circuit D/A converters. Because only two resistor values are required, this method lends itself to ICs with 8-bit or higher binary inputs and provides a higher degree of accuracy. For simplicity, Fig. 18-25 is shown as a 4-bit D/A converter. The switches D0 - D3 would normally be some type of active switch. The switches connect the four inputs to either ground (logic 0) or 1Vref (logic 1). The ladder network converts the possible binary input values from 0000 through 1111 to one of 16 unique output voltage levels. In the D/A converter shown in Fig. 18-25, D0 is considered to be the least significant input bit (LSB), while D3 is the most significant bit (MSB). To determine the D/A converter's output voltage, you must first change the binary input value to its decimal-equivalent value BIN.

 $BIN = (D_0 \times 2^0) + (D_1 \times 2^1) + (D_2 \times 2^2) + (D_3 \times 2^3)$

Then, the output voltage will be found by:


$$V_{\rm out} = -\left(\frac{\rm BIN}{2^{\rm N}} \times 2V_{\rm ref}\right)$$

where N equals the number of inputs.

-



Monostable Multivibrator




Operation

In standby mode, FF holds transistor Q_1 on, thus clamping the external timing expecttor C to ground. The FF is in reset condition. $\therefore Q = 1$, old = LOW.


As the trigger passes through $\frac{Vee}{3}$, the FF is set i.e e=0, This makes Q₁ off and the short circuit across the timing capacitor is released. But a is LOW, output goes HIGH (=vec). The timing cycle new begins . since C is unclamped, voltage across it raises exponentially through R two towards vice with a time constant Rc.

If the voltage across the capacitor is just greater than $\frac{2}{3}$ vice and the upper comparator resets the FF i.e R=1, S=0. This makes $\overline{\Theta}=1$, transistor Θ_1 goes on (i.e saturates), the output returns to standby state (i.e Low).




Phase shift oscillator: etvec vovo -m R R in in in the +Val RA RA RA LAV · ┿ · ┿ · ┿ · 5 -VEE phase shift oscillator with a phase shift oscillator with (b) 3 lead circuit 3 lag cilcuit 3 lead circuét $f_{r=\frac{1}{2\pi\sqrt{2N}Rc}}$ $f_{r=\frac{1}{2\pi\sqrt{6}Rc}}$ $B > \frac{1}{2\pi}$ A = 29- Fig. @ shows phase shift oscillator with three lead Cercuet in feedback path. - lead circuit produce a phase shift of 0° to 90° - each lead circuit produce a phase shift of 60°, at some fray, - The total phase shift of three lead Circuit is 130° - The amplifier has a phase shift of 180° - As a result the overall phase shift is 360° @ 0° - When AVBYI, then the Oscillations start - Fig D shows the phase shift Oscillator with Three dag Circuit - The operation is simillar to fig & DEMY on YouTube - Log Circuit produces - 180° phase shift at some - The amplifier produces a phase shift of 180° - As a gresult overall phase shift is 0°. - If ANBYI, then the oscillations start. - This oscillator is not popular circuit - Problem is that it can not easily adjust to large for hange

Crystal Oscillator:
These Oscillators are used in Radio & Tele communications
They are used in many digital Circuits
They are evential part of Micro Controllers to generate the Clock Signals.
The Clock Signals.
The Conference Stable frequencies from 100 KHz to 100 MHz.
The works on the principle of Inverse-Piezo electroc effect.





when & Goo the Piezo electric material is mechanically vibrated, then they generate the Voltage accroate the two terminals, This is, known as. Piezo electric effect.
In verse piezo electric effect is theverse operation of Piezo electric effect.
If certain amount of voltage is applied to Piezo electric material throll attact vibrate to vibrate books. and produce Some frequency f'.
This measurements the some frequency f'.

- Hence fx_1 Thick news of Crystal. - Commonly used Congetal is grantz Congetal to produce Sinusoidal Oscillations, because (DIt is mechanically strong (i) good piezo electric sensitivity (iii) less expensive R _ cm 亡⇒ Symbol cleetrical equivalent Circuit. The above figure shows the Symbol of the Orystal and its electrical equivalent Circuit. T. (Interal Frictions) R -> electrical equèvalent hesistance of Crystal L > electrical equivalent Inductance of crystal Mais - here C -> electrical equivalent. Cours tal Capacitance Con + Capacitance due to mechanical mounting of Crystal. - Caryestal have two resonant prequencies. (i) Series resonant frag (i) parallel hesonant frag Dr.Asif Hassan Professor, Dept of ECE EC ACADEMY on YouTube



- In both Series & parall el Résonant Circuit, Common emitter Voltage divider des used as an amplifier
 - In Series resonant, the Crystal is Converted as a series element in the feedback
 - And in parallel fresoment, que Caystal is connected
 - Both the Circuit will operate on the principle of Universe Prezoeleursic effect.
 - when Voltage is applied the erystal will Vibrate and madine
 - Vibrate and produce some frequency. - In the series resonant, the impedence is low of the amount of feed back to the Amplifier is high.
 - In the parallel fuesonent, the Orystal ies acting as an inductor, hence the Circuit Will & work as a Colpitts Oscillator





Ceq = C.CmC+Cm

Dr.Asif Hassan Professor, Dept of ECE EC ACADEMY on YouTube

Calculate Series Resonant Frequency (f_s)

$$f_s = rac{1}{2\pi \sqrt{L \cdot C_s}}$$

Substitute the given values:

$$egin{aligned} f_s &= rac{1}{2\pi \sqrt{(3)(0.05 imes 10^{-12})}} \ f_s &= rac{1}{2\pi \sqrt{1.5 imes 10^{-13}}} \ f_s &= rac{1}{2\pi (1.2247 imes 10^{-7})} \ f_s &= rac{1}{7.698 imes 10^{-7}} \ f_s &pprox 1.298 \,\mathrm{MHz} \end{aligned}$$

Calculate C_m^\prime (Effective Capacitance)

$$C_m' = rac{C_s \cdot C_m}{C_s + C_m}$$

Substitute the given values:

$$C_m' = rac{(0.05 imes 10^{-12}) \cdot (10 imes 10^{-12})}{0.05 imes 10^{-12} + 10 imes 10^{-12}} \ C_m' = rac{0.5 imes 10^{-24}}{10.05 imes 10^{-12}} \ C_m' pprox 0.04975 \, \mathrm{pF} = 0.04975 imes 10^{-12} \, \mathrm{F}$$

Calculate Parallel Resonant Frequency (f_p)

$$f_p = rac{1}{2\pi \sqrt{L \cdot C_m'}}$$

Substitute the values:


$$egin{aligned} f_p &= rac{1}{2\pi \sqrt{(3)(0.04975 imes 10^{-12})}} \ f_p &= rac{1}{2\pi \sqrt{1.4925 imes 10^{-13}}} \ f_p &= rac{1}{2\pi (1.2217 imes 10^{-7})} \ f_p &= rac{1}{7.673 imes 10^{-7}} \ f_p &pprox 1.303\,\mathrm{MHz} \end{aligned}$$

6c)

First-Order Low-Pass Filter

A **first-order low-pass filter** is a basic electrical circuit that allows low-frequency signals to pass through while attenuating high-frequency signals. It is called "first-order" because its output depends linearly on the input frequency (i.e., the roll-off rate is 20 dB/ decade).

First Order Low Pass Filter




This first-order low pass active filter, consists simply of a passive RC filter stage providing a low frequency path to the input of a non-inverting operational amplifier. The amplifier is configured as a voltage-follower (Buffer) giving it a DC gain of one, Av = +1 or unity gain as opposed to the previous passive RC filter which has a DC gain of less than unity.

The advantage of this configuration is that the op-amps high input impedance prevents excessive loading on the filters output while its low output impedance prevents the filters cut-off frequency point from being affected by changes in the impedance of the load.

While this configuration provides good stability to the filter, its main disadvantage is that it has no voltage gain above one. However, although the voltage gain is unity the power gain is very high as its output impedance is much lower than its input impedance. If a voltage gain greater than one is required we can use the following filter circuit.

Active Low Pass Filter with Amplification



Gain of a first-order low pass filter

$$Voltage \ Gain, (Av) = \frac{Vout}{Vin} = \frac{A_F}{\sqrt{1 + \left(\frac{f}{fc}\right)^2}}$$


Where:

 A_F = the pass band gain of the filter, (1 + R2/R1)

f = the frequency of the input signal in Hertz, (Hz)

fc = the cut-off frequency in Hertz, (Hz)

Frequency Response Curve




Multiple Feedback (MFB) Band pass Filters:

- Bandpaus Filter has Center fry and Band width

$$3W = f_2 - f_1$$
$$f_0 = \sqrt{f_1 f_2}$$
$$Q = \frac{f_0}{BW}$$


-Nohen Q<1 then Filter has wide band thesponse and when Q>1 the fiter has narrow thesponse. - The bandpark filter are designed by cascading a LPF stage & a HPF Stage*(for Q<1)* Wideband Fiters:-





- If we Want to build a Bound pail Filter with lower Cut off Frag 300 Hz & upper Cut off $\int \frac{1}{2} q \circ f$ 3.3K Hz. - Then the Center frag $f_0 = \sqrt{f_1 f_2} = \sqrt{(300)(3.3K)} = 995 Hz$ - Bandwidth BW = $f_2 - f_1 = 3.3K - 300 = 3K Hz$ - $G = \frac{f_0}{BW} = \frac{4.95}{3K} = 0.332$ Dr.Asif Hassan Professor, Dept of ECE EC ACADEMY on YouTube

-The HPF has fc= 300 Hz & LPF has fc=3.3 k Hz. - When two decibles thesponse are added we will get A DOa BPF quesponse with cut off frquencies of 300 Hz & 3.3KHz - When Q<1 we will use Cascade approach. Narrow band Filters -When QYI, We can use multiple Feedback (MFB) Fitter as shown in fif. below Vin ML Vont - Here i P is applied to inverting i P & the circuit has two feedback paths, one process through Capacitor & another through tresistor For the Afrequencies between low jrg & High frg the Circuit acts as inverting amplifier. - For other frquencies Opera Kero. - The Voltage gain at the Center frag is $A_V = - R_2$ - The Q of the Circuit is $Q = 0.5 \frac{R_2}{R_1} \quad \text{or} \quad$ G= 0.707 -AV - The center $\frac{1}{2\pi}$ is $f_0 = \frac{1}{2\pi} \sqrt{R_1 R_2 C_1 C_2}$ fo = Asif Hassan 2TCJR, R2 Professor, Dept of ECE EC ACADEMY on YouTube

- In <u>NCIS</u> (Voltage controlled Cubrent Source) the ip @ us Voltage & olp is cubrent, here ilp impedence & <u>Olp impedence viscinginate</u>, it is known as Transconductare Amplipier.
- In ICIS (Current Controlled Current Source), the ip is current & olp is also current, here ip impedence is '0' and olp impedence is '00'. It is known as Current Amplipier.
 - E CNS Converts Current to Voltage and VCI's Converts Voltage to Current.








Second-Order High-Pass Filter


A **second-order high-pass filter** allows high-frequency signals to pass while attenuating low-frequency signals. Being "second-order" means it has a roll-off rate of 40 dB/decade) in the stopband, which is steeper than a first-order filter.

Circuit Diagram

A second-order high-pass filter can be implemented using two reactive components (capacitors) and two resistors. The most common configuration uses an **active filter design** with an operational amplifier (op-amp) to improve performance.



Frequency Response



Most designs of second order filters are generally named after their inventor with the most common filter types being: *Butterworth*, *Chebyshev*, *Bessel* and *Sallen-Key*. The Sallen-Key filter design is one of the most widely known and popular 2nd order filter designs, requiring only a single operational amplifier for the gain control and four passive RC components to accomplish the tuning.

Load Line Analysis

Load line analysis is a graphical method used in electronics to study the interaction between a circuit (typically involving a transistor or diode) and its connected load. The load line represents all possible operating points of the circuit under given conditions. There are two types of load lines:

- 1. DC Load Line: Represents the constraints imposed by the power supply and resistive load.
- 2. AC Load Line: Represents the constraints during small-signal operation, considering the impedance of the circuit.

1. DC Load Line

The **DC load** line shows the relationship between the output current and voltage of a device, based on the external DC circuit connected to it.

Derivation:

Using Kirchhoff's Voltage Law (KVL), consider a simple circuit with a transistor (or diode), a supply voltage (V_{CC}), and a load resistor (R_L):

$$V_{CC} = I_C R_L + V_{CE}$$

Where:

- V_{CC}: Supply voltage
- I_C : Collector current
- V_{CE}: Voltage across the transistor
- R_L: Load resistance

Rearranging for
$$I_C$$
:

$$I_C = rac{V_{CC} - V_{CE}}{R_L}$$

Equation of the DC Load Line:

$$V_{CE} + I_C R_L = V_{CC}$$

This equation represents a straight line on the I_C - V_{CE} plane.

- Intercepts:
 - When $I_C = 0$: $V_{CE} = V_{CC}$ (x-axis intercept).
 - When $V_{CE}=0$: $I_C=rac{V_{CC}}{R_L}$ (y-axis intercept).

Significance:

The DC load line provides all possible operating points for the device under steady-state conditions.

2. AC Load Line

The AC load line is used to analyze small-signal behavior. It considers the dynamic impedance (r_L) of the circuit during signal operation.

Derivation:

In small-signal analysis, the impedance r_L replaces R_L , and the voltage-current relationship during AC operation is given by:

$$v_{ce} + i_c r_L = V_{CE(Q)}$$


Where:


- vce: AC voltage across the transistor
- *i*_c: Small-signal current
- V_{CE(Q)}: Quiescent point (Q-point) voltage

AC Load Line Equation:

$$v_{ce} = V_{CE(Q)} - i_c r_L$$


This line has a slope of $-1/r_L$ and passes through the Q-point. It is steeper than the DC load line if $r_L < R_L.$






→ Two terminal device with three Semiconducting layers.
 → D1' indicates two terminals.
 → A C indicates Alternating current.
 Application:
 (i) It can be used as lamp dimmer.

Dr.Asif Hassan Professor, Dept of ECE EC ACADEMY on YouTube



- Two Versionson device are reflered as punch (30) Through (PT) & non punch Through (NPT) IGBTS - On punch through (PT) IGBT has our nt buffer clayer b/w pt&n-region. NPT IGBT has wint buffer layer. - fig @ shows an equivelent Circuit of IGBT, - Enput control is V+g b/w Gate & Emitter f Output is Current . b/w Collector & Emitter. other Thyristors (i) pho to -scR - Et is also Known as light activated g+Vcc - The arrow represents incoming light that passes through a d windo is hits the depleation larger SCR. JA RL open then the valance electrons. dislodge from their location & become free free electrons the Starts positive feedback and SCR Closes. has - After light triffer "Closed, the SCR Still fiemain closed. - For maximum Sensitivity to light, Gate is deft nopen.



Unijunction Transistor

The UJT is a three-terminal, semiconductor device which exhibits negative resistance and switching characteristics for use as a relaxation oscillator in phase control applications

The **Unijunction Transistor** or **UJT** for short, is another solid state three terminal device that can be used in gate pulse, timing circuits and trigger generator applications to switch and control either thyristors and triac's for AC power control type applications.

Like diodes, unijunction transistors are constructed from separate P-type and N-type semiconductor materials forming a single (hence its name Uni-Junction) PN-junction within the main conducting N-type channel of the device.

Although the Unijunction Transistor has the name of a transistor, its switching characteristics are very different from those of a conventional bipolar or field effect transistor as it can not be used to amplify a signal but instead is used as a ON-OFF switching transistor. UJT's have unidirectional conductivity and negative impedance characteristics acting more like a variable voltage divider during breakdown.

Like N-channel FET's, the UJT consists of a single solid piece of N-type semiconductor material forming the main current carrying channel with its two outer connections marked as *Base 2* (B_2) and *Base 1* (B_1). The third connection, confusingly marked as the *Emitter* (E) is located along the channel. The emitter terminal is

represented by an arrow pointing from the P-type emitter to the N-type base.

The Emitter rectifying p-n junction of the unijunction transistor is formed by fusing the P-type material into the N-type silicon channel. However, P-channel UJT's with an N-type Emitter terminal are also available but these are little used.

The Emitter junction is positioned along the channel so that it is closer to terminal B_2 than B_1 . An arrow is used in the UJT symbol which points towards the base indicating that the Emitter terminal is positive and the silicon bar is negative material. Below shows the symbol, construction, and equivalent circuit of the UJT.

3.7 THE PROGRAMMABLE UNIJUNCTION TRANSISTOR (PUT)

The PUT is an improved version of a UJT. Actually, the PUT is a *PNPN* device, but its operation is so similar to the UJT that it is always considered with the UJT. As we shall see, the PUT behave like a UJT whose trigger voltage V_p can be set by the circuit designer via an external voltage divider.

Figure 3.25 shows the *PNPN* structure and the circuit symbol for the PUT. The anode (A) and cathode (K) are the same as for any *PNPN* device. The gate (G) is connected to the *N*-region next to the anode. Thus, the anode and gate constitute a *P-N* junction. It is this *P-N* junction which controls the "on" and "off" states of the PUT. The gate is usually positively biased relative to the cathode by a certain amount, V_g . When the anode voltage is less than V_g , the anode-gate junction is reverse-biased and the *PNPN* device is in the "off" state, acting as an open-switch between anode and cathode. When the anode voltage exceeds V_g by about 0.5 V, the anode gate junction conducts, causing the *PNPN* device to turn "on" in the same manner as does forward biasing the gate cathode junction of an SCR. In the "on" state, the PUT acts like any *PNPN* device between anode and cathode (low resistance and $V_{AK} \approx 1V$). The PUT is also referred to as a complementary SCR (CSCR).

The normal bias arrangement for the PUT is shown in Fig. 3.26. The voltage divider, R_1 and R_2 sets the voltage at the gate V_g . Note that R_1 and R_2 are external to the device and can therefore be chosen to produce any desired value of V_g . The anode cathode bias is provided by E_{de} . As long as $E_{de} < V_g$, the device is "off" with $I_A = 0$ and all of E_{de} present across the anode cathode ($V_{AK} = E_{de}$). The "off" state is summarized in part (a) of the figure.




Fig. 3.25 (a) PUT structure (b) circuit symbol

If E_{dc} is increased to about 0.5V greater than the V_g bias value, the device turns "on". In other words, the peak-point voltage V_p for the PUT is given by

$$V_p = V_g = 0.5 \text{ V}$$
 (3.19)

In the "on" state, the anode-cathode voltage, V_{AK} , drops to = 1 V and the anode current, I_A , is essentially equal to E_{dc}/R_1 being limited by R. In addition, V_g drops to a very low value (= 0.5 V) since R_2 is now shunted by the "on" *PNPN* structure. The PUT will remains in the "on"-state until the anode current is decreased below the valley-current, I_P . The "on" state is summarized in part (b) of the figure.