

USN

--	--	--	--	--	--	--	--	--	--



INTERNAL ASSESSMENT TEST – I

Sub:	VLSI Design and Testing							Code:	BEC602
Date:	26/03/2025	Duration:	90 mins	Max Marks:	50	Sem:	VI	Branch:	ECE

Answer any 5 full questions

		Marks	CO	RBT
1	What is the role of a transmission gate in CMOS circuits? Explain its operation using both NMOS and PMOS transistors. Discuss the advantages of using CMOS transmission gates over single NMOS or PMOS switches.	[10]	CO1	L1
2	Realize the following logic expression using CMOS: (i) $Y = A + BC$ (ii) $Y = \overline{A} + BC$	[5+5]	CO1	L3
3	Write a note on Additional CMOS Circuit: Pseudo NMOS, Cascaded NMOS and Tristate inverter	[5+5]	CO2	L2

4	Explain the CMOS inverter transfer characteristics highlighting the region of operation of the MOS transistors.	[10]	CO2	L1
5	Explain the operation of an n-channel enhancement mode MOSFET with neat diagrams for different conditions of V_{DS} & V_{GS} .	[6+4]	CO2	L2
6	Explain the following: (a) Threshold Voltage (b) Channel length modulation (c) Body Effect	[10]	CO2	L1
7	Compare CMOS and NMOS Technology.	[10]	CO1	L1

[Signature]
CI

M.S. Ananth Kumar
CCI

[Signature]
HOD

2. 1. $Y = A + BC$

Here the OR (+) operation is taking place.

> For Nmos we need to draw in parallel.

> For pmos we need to draw in series.

Here AND (.) operation is also taking place so we need to use


> For Nmos we need to draw in series

> For pmos we need to draw in parallel.

Cmos circuit

> Nmos we need to draw B and C in series with A in parallel.

> pmos we need to draw B and C in parallel with A in series.



Q.11.

$$Y = \overline{A + BC}$$

Here the OR (+) operation is taking place.

> For NMOS we need to draw in parallel.

> For PMOS we need to draw in series.

Here the AND (.) operation is taking place.


> For NMOS we need to draw in series.

> For PMOS we need to draw in parallel.


CMOS circuit

> For NMOS B and C are drawn in parallel to series with A.


> For PMOS B and C are drawn in series to parallel with B.



4. Coms characteristic can be told by adding the pmos and Nmos transfer characters together.



The region of operation of the MOS transistor based on this.



There are basically 4 regions are there namely A, B, C, D and E. among these regions let us discuss about one by one.

Region A.

- > In this region N mos is OFF
- > And the pmos is in the unsaturated region.
- > here V_{gs} is basically 0.
- > In this region the power dissipation is zero.
- > As the voltage which is present is zero there is no power be apply.

Region B :

- > In this region N mos is Saturated
- > And the pmos is in ohmic situation.
- > Here $V_{pn} = V_{tn}$, in the region the V_{out} we can found out.
- > In this region power dissipation is no more zero.

The equation of V_{out} can be given by

$$V_{out} = (V_{in} - V_{tp}) - \sqrt{(V_{in} - V_{tp})^2 - 2(V_{in} - \frac{V_{DD}}{2} - V_{tp})(V_{in} - V_{tn})}$$

Region C :

- > In this region NMOS is in Saturated.
- > And also the PMOS is also equal to Saturation.
- > The power is fully used in this region
- > The dissipation of power is more as compare to all.
- > The output V_{out} which reaches maximum in this region. Current can be given by

$$I_{dsn} = \frac{\beta_n}{2} (V_{in} - V_{tp})^2$$

$$I_{dsp} = -\frac{\beta_p}{2} (V_{in} - V_{DD} - V_{tn})^2$$

Region D :

- > In this region NMOS is ohmic
- > And the PMOS is in Saturated.
- > It is just the inverted version of B region.

> The power consumption is less as compared.

> The conduction of current can be given by.

$$I_{dsp} = \frac{1}{2} \frac{\beta_n}{\beta_p} \left(V_{in} - \frac{V_{DD}}{2} - \frac{V_{tp}^2}{2} \right)$$

$$I_{dsn} = -\frac{1}{2} \frac{\beta_n}{\beta_p} \left(V_{in} - V_{tp}^2 \right)$$

Region E

> In this region NMOS is saturated

> And PMOS is in OFF condition.

> Hence there is no power consumption

> There is no peak value.

> Hence the value of $V_{out} = \text{Zero}$.

> There is no conduction of current.


5. N-channel MOSFET in which it consists of electrons.
- When the voltage which is applied to the gate and source then the electrons are attracted towards the source of gate and has depletion mode.
 - It consists of a gate, source and drain.
 - It is a sandwich of p substrate, metal layer and insulation layer.
 - It is most efficient switch.
 - Usually MOSFET is always a open switch.
 - When the voltage is not positive then the current will not flow from source to gate so there is no conduction take place.

> For conduction they need to provide some maximum voltage which is called as the threshold voltage (V_t).

> If current needs to move then we need to apply threshold voltage.

> When the voltage which is given to the gate of the source then it will provide an electric field so that it can attract the electrons just below the gate.

> And they also repels it.




> When the threshold voltage is increased the p type will be changed to n type.

It consists of 3 modes

1. Accumulation.


- > In this $V_{gs} = 0$.
- > when the voltage which is provided for the gate then there is no exchange of electrons takes.



2. Depletion.

- > In this region the voltage is provided to gate then the electrons which will come under the gate.
- > The holes which will repels and they come under the gate.
- > There is no conduction between source and drain.

> That region which is formed known as depletion region.




3. Inversion mode

> In this when V_t is applied and it has more V_t then the electrons are move towards to substrate.

> The holes which will repel will come under the gate.


> This will make in inversion of P type to n type.



Conditions of V_{DS} & V_{GS} depends on.


zero state
unsaturated
saturated

1. In this state the $V_{GS} = 0$.




2. Unsaturated

It can be given by $V_{DD} < V_{GS} - V_t < V_{SD}$



Saturated

It can be given by $V_{dd} < V_{ds} < V_{gs}$



Feature	CMOS	NMOS
logic levels	It sets V_{DD} to settle down	It do not sets V_{DD} to settle down
Transition time	Rise time and fall time in same order	Rise time is quite slow than fall time.
Transmission gate	It will allow all the logic gates	when it is zero logic it will allow when it '1' it is discarded
Power Supply	It require a more power supply of 1.5V-2.5V	It does not require more power.

7. power dissipation	It has no power dissipation	It has a very low power dissipation
preparing	It will make the V_{DD} and V_{GS} a logic value	It will not going to do it
pull up pull down operation	The ratio of the μ is 2:1	They usually show logic 0
layout	This prefer regular style design	It prefer normal layout
Efficiency	CMOS is a lot less compare to NMOS	NMOS is more efficient
combination	It is the combination of both NMOS and PMOS	It consist of electrons.

6.

a. Threshold Voltage

- > We all know the the maximum voltage which has to be given to the channel which is called as the threshold voltage.
- > The threshold voltage can be represented by V_t .
- > When an channel in which V_t is increased then it will allow the conduction.
- > This threshold voltage which consists of some component.
 - > gate voltage
 - > gate metal layer.
 - > gate insulator.
 - > doping
 - > interface on the n-type silicon
 - > Insulation layer.

> The threshold voltage which plays an important role in the increasing the conduction of a channel.

> It will helps the movement of electron.

b. channel length modulation

> It is used to reduce the length and to make it shorter.

> The inversion which is the length should to make in the shorter way.

> The current which is present in it which needs to to make flow in a speed state.

> When we provide V_t the movement of electrons takes place means the current which is present in it got speed up.

> The current is inversely proportional to the length.

> As the length and current which are inversely proportional to each other.

> when we are going to provide and high rate of current so that the length will be decreased.

> AS the current which is flowing is a faster rate the length also become short

• So in order to achieve the channel length modulation we need to increase the speed of current so that it will length will be shortened.

• These are all Second order modes.

999.

Body effect

> It is basically related to the increase in the V_{SB} which is called as substrate bias voltage.

> As there is an increase in the V_{SB} there is also an increase in the threshold voltage.

> V_{SB} and V_t are directly proportional to each other.

> As soon as the V_{SB} increases V_t will also be increased.

> When the substrate bias voltage is more then we are going to get the V_t also increased.

> Main aim is to increase the substrate bias voltage.