USN OF TEC

21CS34

Third Semester B.E./B.Tech. Degree Examination, Dec.2024/Jan.2025

Computer Organization and Architecture

Time hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

a. Outline the basic operational concepts of processor with neat diagram. (08 Marks)

b. Explain Big-Endian and Little-Endian byte and word addressing with an example.

c. Evaluate (A) + (B) * (C) + D using one address instruction.

(08 Marks) (04 Marks)

OR

- 2 a. Write note on:
 - i) Byte addressability
 - ii) Condition codes

iii) Single bus structure.

(08 Marks)

- List different addressing modes. With neat figure and an example, explain indirection and pointers addressing mode. (08 Marks)
- c. Discuss the basic performance equation and ways to achieve high performance. (04 Marks)

Module-2

- 3 a. What is bus arbitration? Explain distributed arbitration scheme. (08 Marks)
 - b. With neat timing diagram, explain an input transfer using multiple clock cycles in synchronous bus.
 (08 Marks)
 - c. With supporting figure, explain interrupt nesting.

(04 Marks)

OR

4 a. How would you organize hardware interrupt to implement a common interrupt request line?
(08 Marks)

b. With neat diagram, explain a general 8 bit parallel interface circuit. (08 Marks)

c. What are exceptions? List and explain different types of exceptions.

(04 Marks)

Module-3

- 5 a. With neat diagram, explain organization of bit cells in a memory chip consisting of 16 words of 8 bits each. (08 Marks)
 - b. Explain the internal structure of synchronous DRAM.

(08 Marks)

- c. Explain the following:
 - i) Memory Bandwidth
 - ii) Memory Latency

(04 Marks)

OR

Explain internal organization of a 16 Megabit DRAM chip configured as 2M × 8 cells. 6 (08 Marks) What is memory mapping? Explain set-associate mapping. (08 Marks) b. Explain the following: i) ROM (04 Marks) ii) EPROM Module-4 Perform the following using 2's complement: (+2) + (+3)i) ii) (+7) + (-3)CMRIT LIBRARY (+7) - (-7)iii) BANGALORE - 560 037 (08 Marks) (+6) - (-7)iv) With neat diagram, explain register transfers. (08 Marks) Describe array implementation for multiplication of positive numbers. (04 Marks) OR Explain in detail, organization of control unit. (08 Marks) 8 a. With neat diagram, explain 4-bit-carry look ahead adder. (08 Marks) b. With neat sketch, explain the organization of micro programmed control unit. (04 Marks) Module-5 Explain parallel processing, with neat diagram. (10 Marks) 9 a. Explain Single Instruction Stream Multiple Data (SIMD) array processor. (10 Marks) (10 Marks) Explain basic idea of instruction pipe line. 10 a. (10 Marks) Write note on memory interleaving.

* * * * *