18EC56

ifth Semester B.E. Degree Examination, Dec.2024/Jan.2025 **Verilog HDL**

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

a. Explain the typical design flow for designing VLSI IC circuits, with a neat flow chart.

(10 Marks)

b. Explain the different levels of abstraction used for programming in verilog and write the (10 Marks) example in each case.

Explain top-down design methodology and bottom-up design methodology with example.

b. Explain the design hierarchy using 4-bit ripple carry counter. With a block diagram of 4-bit ripple carry counter, explain the design hierarchy. (10 Marks)

3 a. Explain the lexical convention 'sized numbers and unsized numbers'. (02 Marks)

b. Explain the following data types with an example in verilog:

i) Registers ii) Nets iii) Arrays iv) Integers v) Time.

(10 Marks)

c. What are system tasks and compiler directives? Explain with example.

(08 Marks)

- a. With a neat block diagram, explain the components of a verilog module by highlighting mandatory blocks. (08 Marks)
- What are the components of SR-Latch? Write verilog HDL module of SR-Latch. (08 Marks)
- Write ANSI C style port declaration syntax.

(04 Marks)

Module-3

- With the help of logic diagram, write a verilog code for 4 to 1 multiplexer using gate-level (08 Marks) modeling.
 - b. What are rise, fall and turn-off delays? Explain, how they are specified in verilog. (08 Marks)
 - c. Design gate-level description for 2-to-1 multiplexer using bufif 0 and bufif 1 gates. The delay specification for these gates are as follows:

Delay	Min	Тур	Max
Rise	1	2	3
Fall	3	4	5
Turn-off	5	6	7

(04 Marks)

OR

Write a verilog data-flow level of abstraction for 4-to-1 multiplexer using i) Conditional (10 Marks) operator ii) Logical equation.

b. What would be output of the following: b = 8'b10110111a = 8'b10100101vi) $y = \{2\{b\}\}$ iv) a >> 1iii) &b i) a&b ii) a&&b (10 Marks) viii) $z = \{b, a\}$ ix) y = a + bvii) a b

Module-4

7 a. Explain the blocking assignment statements and non-blocking assignment statements with (08 Marks) relevant examples.

b. Explain the following control statement syntax with an example:

i) if-else ii) For (08 Marks)

(04 Marks)

Write a verilog HDL code for JK-flip flop using CASE statement.

a. Bring out the difference between task and function.

(08 Marks)

Write verilog program to define a function to calculate the factorial of a 4-bit number. The output is a 32-bit value. Invoke the function by using stimulus and check results. (08 Marks)

What is task definition using ANSI c-style argument declaration?

(04 Marks)

CMRIT LIBRARY a. Explain the terms force and release.

(06 Marks)

b. Discuss the system tasks related to files. BANGALORE - 560 037 (06 Marks)

c. Using assign and deassign statements, design a positive edge-triggered D-flipflop with a (08 Marks) synchronous clear (q = 0) and preset (q = 1).

.t explain basic computer-a...

wing statement translate to when ru...

out, sum) = a + b + c_in;

at = (s)? it: i0;

s @ (clk or d)

if (clk)

q = d;

***** 10 a. With a neat flow chart explain basic computer-aided logic synthesis process. (10 Marks)

What will the following statement translate to when run on a logic synthesis tool:

(10 Marks)