



# CBCS SCHEME

BEC302

## Third Semester B.E./B.Tech. Degree Examination, Dec.2024/Jan.2025

### Digital System Design using Verilog

Time: 3 hrs.

Max. Marks: 100

**Note:** 1. Answer any FIVE full questions, choosing ONE full question from each module.  
 2. M : Marks , L: Bloom's level , C: Course outcomes.

<b>Module – 1</b>				<b>M</b>	<b>L</b>	<b>C</b>
<b>Q.1</b>	a.	Design a combinational logic truth table so that an output is generated indicating when a majority of four inputs is true.		<b>4</b>	<b>L3</b>	<b>CO1</b>
	b.	Find the prime implicants and the essential prime implicants of the following Boolean functions using Karnaugh maps. i) $f(a, b, c, d) = \Sigma(1, 5, 6, 7, 11, 12, 13, 15)$ ii) $f(a, b, c, d) = \Sigma(0, 1, 4, 5, 9, 11, 13, 15)$		<b>8</b>	<b>L4</b>	<b>CO1</b>
	c.	Simplify the given boolean function using Quine McCluskey minimization technique for the function $O = f(a, b, c, d) = \Sigma(0, 1, 2, 3, 6, 7, 8, 9, 14, 15)$		<b>8</b>	<b>L3</b>	<b>CO1</b>
<b>OR</b>						
<b>Q.2</b>	a.	Place the following equations into the proper canonical form. i) $P = f(a, b, c) = ab' + ac' + bc$ ii) $G = f(w, x, y, z) = w'x + yz'$		<b>4</b>	<b>L3</b>	<b>CO1</b>
	b.	Find the minimal sum and minimal product for the following Boolean functions using Karnaugh maps i) $f(a, b, c, d) = \bar{a}\bar{b}d + bcd + \bar{a}\bar{b}d + b\bar{c}d$ ii) $f(a, b, c, d) = (a + \bar{b})(a + c + d)(\bar{a} + \bar{b} + \bar{d})(a + \bar{c} + d)$		<b>8</b>	<b>L4</b>	<b>CO1</b>
	c.	Simplify the given boolean function using quine. McCluskey minimization technique for the function. $s = f(a, b, c, d) = \Sigma(1, 3, 13, 15) + \Sigma d(8, 9, 10, 11)$		<b>8</b>	<b>L3</b>	<b>CO1</b>
<b>Module – 2</b>						
<b>Q.3</b>	a.	Design and explain binary full adder with block diagram, Karnaugh map and logic circuit.		<b>10</b>	<b>L3</b>	<b>CO2</b>
	b.	Define decoder, write the symbol, truth table and logic circuit for 3:8 line decoder using minterm generator.		<b>10</b>	<b>L2</b>	<b>CO2</b>
<b>OR</b>						
<b>Q.4</b>	a.	Define multiplexer, write the symbol, truthtable and logic circuit for 4:1 multiplexer using enable input.		<b>10</b>	<b>L2</b>	<b>CO2</b>
	b.	Realize the Boolean function $f(w, x, y, z) = \Sigma(0, 1, 5, 6, 7, 9, 12, 15)$ i) Using 8:1 MUX ii) Using 4:1 MUX		<b>10</b>	<b>L2</b>	<b>CO2</b>

**Module – 3**

<b>Q.5</b>	<b>a.</b>	Develop the characteristic equation for i) SR flip flop      ii) JK flip flop      iii) D flip flop      iv) T flip flop.	<b>10</b>	<b>L3</b>	<b>CO3</b>
	<b>b.</b>	Explain serial in, parallel at unidirectional shift register and parallel in serious out unidirectional shift register.	<b>10</b>	<b>L2</b>	<b>CO3</b>

**OR**

<b>Q.6</b>	<b>a.</b>	Explain Mod-4 ring counter and Mod-8 twisted ring counter with logic diagram and counting sequence.	<b>10</b>	<b>L2</b>	<b>CO3</b>
	<b>b.</b>	Design a synchronous Mod-6 counter using clocked D-flip flop.	<b>10</b>	<b>L3</b>	<b>CO3</b>

**Module – 4**

<b>Q.7</b>	<b>a.</b>	Explain logical operators and relational operators used in verilog.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>b.</b>	Illustrate i) NETS ii) Register iii) Vector iv) integer data types with an example.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>c.</b>	Write a verilog code for full adder using data flow description style.	<b>4</b>	<b>L2</b>	<b>CO4</b>

**OR**

<b>Q.8</b>	<b>a.</b>	Illustrate the structure of behavioural description with an example using half adder.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>b.</b>	Illustrate the structure of verilog module with an example using half subtractor.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>c.</b>	Write a verilog code for binary to gray using behavioural description style.	<b>4</b>	<b>L2</b>	<b>CO4</b>

**Module – 5**

<b>Q.9</b>	<b>a.</b>	Write the syntax of IF and EISE-IF with an example.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>b.</b>	Write logic symbol, flowchart and program for D-latch using behavioural description style.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>c.</b>	Write a verilog code for 8:1 MUX using behavioural description style.	<b>4</b>	<b>L2</b>	<b>CO4</b>

**OR**

<b>Q.10</b>	<b>a.</b>	Explain the structure of structural model with built in gates using example of half adder. Also mention an primitive built in gates.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>b.</b>	Write a verilog code of a 3-bit ripple carry adder using structural description model.	<b>8</b>	<b>L2</b>	<b>CO4</b>
	<b>c.</b>	Write a verilog code of SR flip flop using behavioural description style.	<b>4</b>	<b>L2</b>	<b>CO4</b>

\*\*\*\*\*