US	N				



$\begin{array}{c} Internal\ Assessment\ Test\ 2-MAY\\ 2025 \end{array}$

Sub:	MICROCON	TROLLER	S			Sub Code:	BCS402	Branch	n: (CSE	
Date:	26/05/25	Duration:	90 mins	Max Marks:	50	Sem / Sec:	IV Sei	n A/B/C		OE	BE
		Answ	er any FIVI	E FULL Questi	ons		MA	RKS		СО	RE
1. a)	Explain Arm c of ANS: Compilers use of C compiler of C Data Type	the datatype : datatype m	mappings wh		belov	v table-			[2]	СО	2 I
	char short int long long long	u si si	nsigned 8-ligned 16-bi igned 32-bi igned 32-bi igned 64-bi	t halfword t word	_ d _						
1. b)	Consider the fol words. Illustrate the drawbacks of short checksum { unsigned int i; short sum = 0; for (i = 0; i < 64 { sum = (short)(su } } return sum;	the compile of the compile v3(short *da ; i++)	r output gene er output. ata)					e [8	5]	CO4	L2

The compiler output generated for the same code are as follows—

```
MOV
                         r2, r0
                                            ; r2 = data
                MOV
                         r0,#0
                                           ; sum = 0
                MOV
                         r1,#0
                                           ; i = 0
        checksum v3 loop
                ADD
                         r3,r2,r1,LSL #1 ; r3 = &data[i]
                LDRH
                         r3,[r3,#0]
                                           ; r3 = data[i]
                ADD
                         r1,r1,#1
                                           ; j++
                CMP
                         r1,#0x40
                                           ; compare i, 64
                ADD
                         r0,r3,r0
                                           r0 = sum + r3
                MOV
                         r0,r0,LSL #16
                MOV
                         r0,r0,ASR #16
                                           ; sum = (short)r0
                BCC
                         checksum v3 loop ; if (i<64) goto loop
                MOV
                         pc,r14
                                           ; return sum
      The loop is now three instructions longer which are
      ADD r3,r2,r1,LSL #1
      MOV r0.r0.LSL #16
      MOV r0,r0,ASR #16
      There are two reasons for the extra instructions:
      The LDRH instruction does not allow for a shifted address offset as the LDR instruction
      did in checksum v2. Therefore the first ADD in the loop calculates the address of item i
      in the array. The LDRH loads from an address with no offset.
      The cast reducing total + array[i] to a short requires two MOV instructions. The
      compiler shifts left by 16 and then right by 16 to implement a 16-bit sign extend.
      The shift right is a sign-extending shift so it replicates the sign bit to fill the upper 16 bits.
      How to overcome the drawback
      We can avoid the second problem by using an int type variable to hold the partial sum.
      We only reduce the sum to a short type at the function exit.
      However, the first problem is a new issue. We can solve it by accessing the array by
      incrementing the pointer data rather than using an index as in data[i]. This is efficient
      regardless of array type size or element size. All ARM load and store instructions have
      a post increment addressing mode.
      Briefly explain steps to enable IRQ and FIQ mode in ARM processor.
                                                                                                       [6]
                                                                                                              CO<sub>3</sub>
                                                                                                                       L3
2 a)
      IRO and FIO exceptions only occur when a specific interrupt mask is cleared in the cpsr.
      An IRQ or FIQ exception causes the processor hardware to go through a standard
      procedure (provided the interrupts are not masked):
      1. The processor changes to a specific interrupt request mode, which reflects the interrupt
      being raised.
      2. The previous mode's cpsr is saved into the spsr of the new interrupt request mode.
      3. The pc is saved in the lr of the new interrupt request mode.
      4. Interrupt/s are disabled—either the IRQ or both IRQ and FIQ exceptions are disabled
      in the cpsr. This immediately stops another interrupt request of the same type being
      5. The processor branches to a specific entry in the vector table.
      Following Table shows how IRQ and FIQ interrupts are enabled. The procedure uses three
      ARM instructions.
      The first instruction MRS copies the contents of the cpsr into register r1. The second
      instruction clears the IRQ or FIQ mask bit. The third instruction then copies the updated
      contents in register r1 back into the cpsr, enabling the interrupt request. The postfix c
      identifies that the bit field being updated is the control field bit [7:0] of the cpsr. The
      interrupt request is either enabled or disabled only once the MSR instruction has completed
      the execution stage of the pipeline. Interrupts can still be raised or masked prior to the MSR
      completing this stage.
```


	lue IRQ		FIQ					
cpsr val		Tr. CUC		CVC				
Pre Code	enable_ MRS BIC	r1, cpsr r1, r1, #0x80		r1, cpsr r1, r1, #0x40				
Post	MSR nzcvqj i l	cpsr_c, r1 Ft_SVC	MSR nzcvqj I f t_	cpsr_c, r1 SVC				
Disabli	ing an interr	upt.						
cpsr	IRQ		FIQ		_			
Pre Code	<i>nzcvqjift_S</i> disable_i		<i>nzcvqjift_</i> disable_1					
	MRS ORR MSR	r1, cpsr r1, r1, #0x80 cpsr_c, r1	MRS ORR MSR	r1, cpsr r1, r1, #0x40 cpsr c, r1				
Post	nzcvqj I ft_S		nzcvqji F t_		_			
Explain	full descendi	ing Stack with prope	er example			[4]	CO2	L2
When us memory	y, the <i>push</i> op sing a stack v v. A stack is e	peration (placing date we have to decide whither ascending (A)	ta onto the stack hether the stack or <i>descending</i>	k) uses a toad multip will grow up or dow (D). Ascending stack grow towards lowe	vn in ks grow towards			
When us memory higher n addresse last used empty sa points at ARM har routines being fu	y, the <i>push</i> opsing a stack v. A stack is enemory address. When we do for full locate tack (E) the stack is specified a are called an	peration (placing date we have to decide whether ascending (A) esses; in contrast, decuse a full stack (F), sion (i.e., sp points to ap points to an addressem on the stack). In ARM-Thumb Provide how registers are gestacks. Thus, the L	ta onto the stack hether the stack or descending stacks the stack pointed the last item of the last item of the last item of the stack pointed that is the first cedure Call Statallocated. In the	k) uses a store multip c will grow up or dow (D). Ascending stack	ole instruction. In the second of the secon			
When us memory higher n addresse last used empty so points at ARM haroutines being fu and push. The STM a push o points to Example PRE	y, the <i>push</i> opsing a stack vor. A stack is enemory address. When we had or full locate tack (E) the stack are called an are called an all descending the functions, results of the last full descended to the last full ee-	peration (placing data we have to decide whither ascending (A) esses; in contrast, decuse a full stack (F), ion (i.e., sp points to p points to an addressem on the stack). In ARM-Thumb Production of the contract of the con	ta onto the stack hether the stack or descending stacks escending stacks the stack pointed the last item of the last item of the stack is the first cedure Call State allocated. In the DMFD and ST onto the stack,	k) uses a store multipe will grow up or down (D). Ascending stacks grow towards lowed to specific points to an add on the stack). In contrast unused or empty landard (ATPCS) that he ATPCS, stacks are	ole instruction. In the second of the secon			
When us memory higher n addressed last used empty su points at ARM har routines being fu and push. The STM a push of points to Example PRE r1 = 0x0 r4 = 0x0 sp = 0x0	y, the <i>push</i> opsing a stack v. A stack is enemory address. When we do r full locate tack (E) the stack is specified a are called an are called an are called an are full descending the functions, results of the last full descent to a full descent of the last full	peration (placing date we have to decide whether ascending (A) esses; in contrast, decuse a full stack (F), sion (i.e., sp points to an addressem on the stack). In ARM-Thumb Proposition of the property of the points of the property of th	ta onto the stack hether the stack or descending stacks escending stacks the stack pointed the last item of the last item of the stack is the first cedure Call State allocated. In the DMFD and ST onto the stack,	k) uses a store multipe will grow up or down (D). Ascending stacks grow towards lowed to specific points to an add on the stack). In contrast unused or empty landard (ATPCS) that we ATPCS, stacks are MFD instructions proposed updating the sp. Fig.	ole instruction. In the second of the secon			
When us memory higher n addressed last used empty stappoints at ARM har routines being fu and push. The STM a push opoints to Example PRE r1 = 0x0 r4 = 0x0 sp = 0x0 STMFD	y, the <i>push</i> opsing a stack v. A stack is enemory address. When we had or full locate tack (E) the stack (E) the stack are called an are called an all descending had functions, reference of the last full e 200000002 200000003 200000014 2 sp!, {r1,r4}	peration (placing date we have to decide whether ascending (A) esses; in contrast, decuse a full stack (F), sion (i.e., sp points to an addressem on the stack). In ARM-Thumb Proposition of the property of the points of the property of th	ta onto the stack hether the stack or descending stacks the stack pointed the last item of	k) uses a store multipe will grow up or down (D). Ascending stacks grow towards lowed to specific points to an add on the stack). In contrast unused or empty landard (ATPCS) that we ATPCS, stacks are MFD instructions proposed updating the sp. Fig.	ole instruction. In the second of the secon			
When us memory higher n addressed last used empty stappoints at ARM har routines being fu and push. The STM a push opoints to Example PRE r1 = 0x0 r4 = 0x0 sp = 0x0 STMFD	y, the <i>push</i> opsing a stack v. A stack is enemory address. When we dor full location tack (E) the stack (E) the stack (E) the stack are called an are called an are called and descending the functions, removed for the last full element of the last full element of the stack (E) the stack (E) the stack (E) the stack of the last full element of the last full element of the stack (E) the last full element of the last full element of the stack (E) the	peration (placing data we have to decide whether ascending (A) esses; in contrast, decuse a full stack (F), sion (i.e., sp points to p points to an addressem on the stack). In ARM-Thumb Proposition of the property of the ARM-Thumb Proposition of the proposition pushes registers are greaterly. In pushes registers are greaterly espectively. In pushes registers are greaterly espectively. In pushes registers are greaterly entry in the stack.	ta onto the stack hether the stack or descending stacks the stack pointed the last item of	k) uses a store multipe will grow up or down (D). Ascending stacks grow towards lowed on the stack). In contrast unused or empty landard (ATPCS) that he ATPCS, stacks are MFD instructions produced in the stack grows grows	ole instruction. In the second of the secon			
When us memory higher in addressed last used empty state points at ARM har routines being fu and push. The STM a push opoints to Example PRE r1 = 0x0 r4 = 0x0 sp = 0x0 STMFD	y, the <i>push</i> opsing a stack v. A stack is enemory addreses. When we had or full location tack (E) the softer the last it as specified a are called an are called an are called an are the functions, row MFD instruction a full despect the last full e 200000002 200000003 200000003 200000004 2 sp!, {r1,r4} 2 instruction 3 Address 0x80018	peration (placing data we have to decide whether ascending (A) esses; in contrast, decuse a full stack (F), sion (i.e., sp points to proper points to an addressem on the stack). In ARM-Thumb Proper and how registers are greated stacks. Thus, the Lespectively. It ion pushes registers seending stack. We dentry in the stack.	ta onto the stack hether the stack or descending stacks the stack pointed the last item of	k) uses a store multipe will grow up or down (D). Ascending stacks grow towards lower sp points to an address to the stack). In contrast unused or empty landard (ATPCS) that e ATPCS, stacks are MFD instructions provided in the stack grows	ole instruction. In the second of the secon			

	$ \begin{array}{l} \text{r4} = 0x00000003 \\ \text{sp} = 0x0008000c \end{array} $			
2)	•	F.(1)	201	
3 a)	With a neat diagram explain ARM processor exceptions and modes. Ans: Each exception causes the core to enter a specific mode. In addition, any of the ARM processor modes can be entered manually by changing the <i>cpsr</i> . <i>User</i> and <i>system</i> mode are the only two modes that are not entered by a corresponding exception. When an exception causes a mode change, the core automatically saves the <i>cpsr</i> to the <i>spsr</i> of the exception mode saves the <i>pc</i> to the <i>lr</i> of the exception mode	[6]	CO4	L2
	ARM processor exceptions and associated modes.			
	Exception Mode Main purpose			
	Fast Interrupt Request FIQ fast interrupt request handling Interrupt Request IRQ interrupt request handling SWI and Reset SVC protected mode for operating systems Prefetch Abort and Data Abort abort virtual memory and/or memory protection handling Undefined Instruction undefined software emulation of hardware coprocessors Figure shows a simplified view of exceptions and associated modes.			
	Reset Data Abort FIQ			
	IRQ Prefetch Abort SWI Undefined			
	• sets the <i>cpsr</i> to the exception mode			
	• sets <i>pc</i> to the address of the exception handler			
3. b)	What is interrupt latency and how software handler can minimize the interrupt latency. Ans: The interval of time from an external interrupt request signal being raised to the first fetch of an instruction of a specific interrupt service routine (ISR).	[4]	CO4	L1
	Interrupt latency depends on a combination of hardware and software. System architects must balance the system design to handle multiple simultaneous interrupt sources and minimize interrupt latency.			
	The first method is to use a nested interrupt handler Nested interrupt handler— This allows further interrupts to occur even when currently servicing an existing interrupt This is achieved by reenabling the interrupts as soon as the interrupt source has been serviced (so it won't generate more interrupts) but before the interrupt handling is complete. Once a nested interrupt has been serviced, then control is relinquished to the original interrupt service routine.			
	► Interrupt handler			
	Interrupt enabled Interrupt (1) Return Return Return			
	gure 9.3 A three-level nested interrupt. The second method involves prioritization In this case program the interrupt controller			

	to ignore interrupts of the same or lower priority than the interrupt we are handling, so only a higher-priority task can interrupt wer handler.			
	The processor spends time in the lower-priority interrupts until a higher-priority interrupt occurs. Therefore higher-priority interrupts have a lower average interrupt latency than the lower-priority interrupts, which reduces latency by speeding up the completion time on the critical time-sensitive interrupts.			
4 a)	Write a C program for ARM micro controller to sort the numbers in ascending order using bubble sort	[05]	CO3	L3
	Ans: #include <lpc21xx.h> int main(void) { unsigned long int temp, arr[4]= {0x00000001, 0x00000002, 0x00000004, 0x00000003}; unsigned char i,j,n=4; for (i=0;i<n-1;i++) td="" {<=""><td></td><td></td><td></td></n-1;i++)></lpc21xx.h>			
	for (j=0;j <n-1;j++) (arr[j]<arr[j+1])<="" if="" td="" {=""><td></td><td></td><td></td></n-1;j++)>			
	<pre>fir (arr[j]<arr[j+1]) arr[j+1]="temp;" arr[j]="arr[j+1];" pre="" temp="arr[j];" {="" }="" }<=""></arr[j+1])></pre>			
4 b)	Befine Pointer aliasing. Analyze the concept of pointer-aliasing by using the code	[05]	CO3	L4
40)	given below. void timers_v1(int *timer1, int *timer2, int *step) { *timer1 += *step; *timer2 += *step; }	[03]	COS	L4
	Ans: Two pointers are said to <i>alias</i> when they point to the same address. If we write to one pointer, it will affect the value we read from the other pointer. The following function increments two timer values by a step amount: void timers_v1(int *timer1, int *timer2, int *step)			
	*timer1 += *step; *timer2 += *step;			
	This compiles to timers_v1 LDR r3,[r0,#0]; r3 = *timer1 LDR r12,[r2,#0]; r12 = *step ADD r3,r3,r12; r3 += r12 STR r3,[r0,#0]; *timer1 = r3 LDR r0,[r1,#0]; r0 = *timer2 LDR r2,[r2,#0]; r2 = *step ADD r0,r0,r2; r0 += r2 STR r0,[r1,#0]; *timer2 = t0 MOV pc,r14; return			
	The compiler loads from step twice. Usually a compiler optimization called <i>common subexpression elimination</i> would kick in so that *step was only evaluated once, and the value reused for the second occurrence. However, the compiler can't use this optimization here. The pointers timer1 and step might alias one another. In other words, the compiler cannot be sure that the write to timer1 doesn't affect the read from step. In this case the second value of			

	*step is different from the first and has the value *timer1. This forces the compiler to insert			
	an extra load instruction.			
5. a)	Describe the features of Red Hat Red Boot firmware tool.	[06]	CO4	L2
	Ans:			
	RedBoot is a firmware tool developed by Red Hat. It is provided under an open source			
	license with no royalties or upfront fees. RedBoot is designed to execute on different CPUs (for instance, ARM, MIPS, SH, and so on). It provides both debug capability through GNU			
	Debugger (GDB), as well as a bootloader. The RedBoot software core is based on a HAL.			
	beougger (ODD), as went as a coolioader. The Readboot software core is cased on a first.			
	RedBoot supports these main features:			
	Communication—configuration is over serial or Ethernet. For serial, X-Modem protocol			
	is used to communicate with the GNU Debugger (GDB). For Ethernet, TCP is used			
	to communicate with GDB. RedBoot supports a range of network standards, such as			
	bootp, telnet, and tftp. Flash ROM memory management—provides a set of filing system routines that can			
	download, update, and erase images in flash ROM. In addition, the images can either			
	be compressed or uncompressed.			
	■ Full operating system support—supports the loading and booting of Embedded Linux,			
	Red Hat eCos, and many other popular operating systems. For Embedded Linux,			
	RedBoot supports the ability to define parameters that are passed directly to the kernel			
<i>5</i> 1)	upon booting Illustrate the steps in the execution flow of sandstone code structure.	[04]	CO4	L2
5. b)	Ans: Sandstone consists of a single assembly file. The file structure is broken down into a	[04]	CO4	LZ
	number of steps, where each step corresponds to a stage in the execution flow of Sandstone			
	Sandstone execution flow.			
	Step Description			
	1 Take the Reset exception			
	2 Start initializing the hardware			
	Remap memory Initialize communication hardware			
	5 Bootloader—copy payload and relinquish control			
	Stor 1. Take the Deget Evention			
	Step 1: Take the Reset Exception Execution begins with a Reset exception. Only the reset vector entry is required in the			
	default vector table. It is the very first instruction executed. reset vector is used to move the			
	execution flow to the second stage.			
	Step 2: Start Initializing the Hardware			
	The primary phase in initializing hardware is setting up system registers. These registers			
	have to be set up before accessing the hardware. For example, the ARM Evaluator-7T has a			
	seven-segment display, which we have chosen to be used as a feedback tool to indicate that the firmware is active. Before we can set up the segment display, we have to position the			
	base address of the system registers to a known location			
	Step 3: Remap Memory			
	One of the major activities of hardware initialization is to set up the memory environment.			
	Sandstone is designed to initialize SRAM and remap memory. This process occurs fairly			
	early on in the initialization of the system.			
	Step 4: Initialize Communication Hardware			
	Communication initialization involves configuring a serial port and outputting a standard banner. The banner is used to show that the firmware is fully functional and memory has			
	been successfully remapped.			
	N.B—if mark is 10 write the the code for each step.	FO 47	665	
6.a)	Explain the swap instruction with an example code. Ans: The swap instruction is a special case of a load-store instruction. It swaps the	[04]	CO2	L2
	contents of memory with the contents of a register. This instruction is an <i>atomi</i>			
	operation—it reads and writes a location in the same bus operation, preventing any other			
	instruction from reading or writing to that location until it completes.			
	6 6 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			

		: SWP{B}{ <cond>} Rd,Rm,[Rn]</cond>		1	1	1
	Synta					
	SWP	n n	mp = mem32[Rn] nem32[Rn] = Rm 2d = tmp			
	SWPE	m	mp = mem8[Rn] mem8[Rn] = Rm dd = tmp			
	Exampl	-				
		PRE mem32[0x9000] = 0x12345678 r0 = 0x00000000 r1 = 0x11112222 r2 = 0x00009000				
		SWP r0, r1, [r2] POST mem32[0x9000] = 0x11112222 r0 = 0x12345678 r1 = 0x11112222 r2 = 0x00009000				
6. b) (Given:	72 = HKIRARPARA		[06]	CO2	L2
I	PRE:					
	r1 = 0x0	0000002,				
		0000003,				
		stack content and register contents after exe	ecution of following			
i	nstructi					
	STMFI	$0 \text{ sp!}, \{r1, r4\} \text{ sp} = 0x00080014.$				
	STME	O sp!, $\{r1, r4\}$ sp = $0x00080010$.				
	Ans					
		truction:				
		ecrements sp by 4 * number of registers \rightarrow 2	2 registers ⇒ 8 bytes.			
		tores r1 and r4 at the new sp (in order: r1 firs	•			
		pdates the stack pointer (due to the !).	, ,			
		,				
	i)	New $SP = 0x00080014 - 8 = 0x0008000C$				
	Memor	y content after execution:				
	PRE	Address Data POST Address	Data			
		0x80018 0x00000001 0x80018	0x00000001			
	sp —		0x00000002			
			0x00000003 0x00000002			
			0,0000000			
	_	rs after execution:				
	_	0008000C				
		0000002				
		0000003				
		Initial $sp = 0x00080010$ (as given before this in:	struction).			
	Again:	manistana , O hartes to les et . 1				
		registers $\rightarrow 8$ bytes to be stored				
	1 •	few SP = 0x00080010 - 8 = 0 x 00080008				



Faculty Signature CCI Signature HOD Signature