USN					



Internal Assessment Test 1 – November 2025

Sub:	Digital De	sign and Co	mputer Or	ganization		Sub Code:	BCS302	Branch	: AIMI	_	
Date:	04/11/24	Duration:	90 minutes	Max Marks:	50	Sem/Sec:		III		C)BE
		An	swer any F	IVE FULL Q	uestic	<u>ons</u>			MARKS	со	RBT
-	Which are es F (w, x, y, z) Evaluation prime implication Note:-*Bas 1 Prime implication Karnaugh m Group 01:-(Group 03:-(Group 04:-(Group 05:-(Group 06:-(Essential Properties of the composition of	Distribution cants, 2 marks ed on group sed	cants for the p simplify the simplify the p simplif	following Boone functions: 9, 11, 13, 15) for K-map, 4 ministration in the second in	marks icants up val 1	functions, and for Grouping. ues can change in the state of the state	ng, 2 marks	for	[10]	1	L3
2 a	Evaluation	distribution ation, 2 mar	:- 2 Marks ks for SOP	$(A,B,C,D) = \sum n$ for K-map, 2 circuit, 2 mark	marks s For	for SOP eq POS circuit	uation, 2 m	arks	[10]	2	L3


	To find the Sum of Boolean function <i>F</i> problem step by ste Step 1: Set up the <i>K</i> We'll plot these min	$Y(A, B, C, D) = \sum m$ ep. K-map	ı(6,8,9,10,	11,12	,13,14,15	5), let's	s break down	the			
	A, B, C, D.	itterins on a 4-varia	ioie Kailla	ugn iv.	iap (K-iiia	.р). тп	ie variaules a	10			
	Here's the K-map l	ayout:									
								_			
	1	1			1		1	+			
	1	1			<u>l</u>		1	┵			
	<u>l</u>	<u> </u>			1		<u>l</u>	_			
	Step 2: Identify the Group 01:- (8,9,10, Group 02:- (6,14)-individually] Step 3: Sum of Pro-From the prime imperoducts (SOP) expenses of the SOP expression.	11,12,13,14,15)-A BCD' ducts (SOP) plicants identified a pression by OR'ing n is: F(A, B, Sums (POS) a of Sums (POS) ex	in the K-mg the prime $(C, D) = A$	ap, we impli	e can now cants toge "D"	write ether.					
	of 0's instead of 1's	AB\CD 00 01 11 10	00 01 1 1 1 1 0 0 0 0	11 1 1 0	10 1						
	Now we need to group 1: (0 Group 2: (1	,1,4,5)->A+C	X-map:								
	• Group 3: (0										
	Step 5: Final POS I To find the POS ex expression is:	-	oine the gro	oups w	ve just ider	ntified	. The POS				
	3A digital system	F(A,B,C,D) =	=(A+C)(A + L	(A+B))					
a	input in four- bit form. The mon the system should be '1' if the the input beyond '1011' as o 1. Give the truth tal	th January is rependent month contains lon't care conditional and simplify by	resented a 30 days, el ons. Find to	s '000 se 0.	00' and so Consider llowing: -	on. T	The outputs		[10]	2	L3
	2. Boolean express: 3. Implement the si Evaluation Distriktor SOP and POS for solution Truth Table	mplified equation oution:- 4 (2+2) m orm, 4 for NAND-	using NAN arks for k- NAND ga	map a	nd simplif						
	Month No	of days A	В		C	T	D	X		1	

	January	31	0	0	0	0	0			
	February	28/29	0	0	0	1	0			
	March	31	0	0	1	0	0			
	April	30	0	0	1	1	1			
	May	31	0	1	0	0	0			
	June	30	0	1	0	1	1			
	July	31	0	1	1	0	0			
	August	31	0	1	1	1	0			
	September	30	1	0	0	0	1			
	October	31	1	0	0	1	0			
	November	30	1	0	1	0	1			
	December	31	1	0	1	1	0			
	December	31	1	1	0	0	X			
			1	1	0	1	X			
			1	1	1	0	X			
			1	1	1	1	X			
			1	1	1 1	1	A			
	Note :- *Base	ed on group	ing user is fo	ollowing, grou	ıp values can	change.				
	K-map									
			1		1					
	X	\	<u> </u>	,	X		X	_		
	1	1			Λ		1			
							1	_		
	Group 01:- (8	,10,12,14)-	> AD'							
	Group 02:- (5									
	Group 03:- 3									
	F(A,B,C,D) =	AB'D'+B	C'D+A'B'C	D						
	3. (2)									
	F(A,B,C,D) =									
	F(A,B,C,D) =				15)					
	Write short									
						nition, working				
	1	_	n, advantage	s, disadvantag	ges, application	ons etc.), 2 mar	ks for			
	each compone			1 4 11 \ '	1: :, 1 :	. 1, 11,				
		` •		,	•	it used to add t				
			•	•		l (BCD) forma				
	-	sentation, e	ach decimai	digit (0–9) is	represented t	y its 4-bit bina	ary			
	equivalent. Need for a B	CD Addor								
				s not always g	ive a valid Bo	CD result.				
$\begin{vmatrix} 1 \\ 4 \end{vmatrix}_a$	• A vali	d BCD dia	it must he in	the range 000	10 (0) to 1001	(0)		[10]	1	1.0
4 a					, ,			[10]	1	L2
		•				ecomes an inv	alid			
	BCD	number, ai	nd a correction	on must be ap	plied.					
	Working Pri	ncinle:								
			two BCD di	gits (includin	g anv carry fr	om a previous	stage)			
	_	a 4-bit bina		8.00 (8 mil 1 mil 1 i	om 610 (10 00	380)			
			•	, aanditian						
	2. Step 2			condition.	11.1.5.05	1.				
	0	If the 4-bi	t sum ≤ 100	1 (9), it is a va	alid BCD resu	ılt.				

- o If the sum > 1001 (i.e., 1010–1111) or a carry out from the 4-bit adder occurs, then **add 6 (0110)** to the sum to correct it.
- 3. Step 3: Generate carry to the next decimal digit if a correction was made.

Logic:-
$$C' + S3'.S2' + S3'.S1' = 1$$

Block Diagram:



Advantages:

- Provides accurate decimal arithmetic in digital systems.
- Ensures compatibility between **binary processing** and **decimal display**.
- **Decimal Precision:** BCD adders guarantee that when adding decimal numbers, they do not make mistakes since the process is conducted on digits that are Binary Coded Decimal direct (0-9).
- **Simplified Decimal Arithmetic:** When it comes to decimal arithmetic operations, BCD adders offer computerized systems with an easier way out making them fit for fields.
- Common Display Compatibility: The common display technologies such as 7-segment displays are directly compatible with BCD numbers
- **Mistake Recognition:** Just a simple addition is all that is required by such devices so as to find out the parity of invalid BCDs (for instance those larger than digit 9), making it easier for FEC systems. In this manner it forms part of an error detection system and correction scheme that ensure precision results.
- **High-Efficiency Circuit Design:** BCD adders facilitate the creation of efficient, optimized circuits specifically designed for decimal arithmetic, which results in speedier processing times and less complicated digital circuits.

These benefits show how critical BCD adders are in processing decimal arithmetic using digital logic well and correctly.

Disadvantages of BCD Adder

• **Memory Misallocation:** In comparison to binary digits, the BCD figures take up more memory to portray comparable values, hence generating greater memory use within BCD operational systems.

	 Restricted Set of Values: BCD adders are constrained to only decimal digits (0-9) hence cannot carry out direct arithmetic on values that are beyond this range without extra conversion circuitry thus restricting their versatility in some applications. Lower Speed of Arithmetic Operations: Since they require BCD correction and manage decimal numbers, BCD adders may have lower operational speeds than binary ones affecting the overall performance of digital systems. Compatibility concerns: BCD arithmetic could be at odds with some techniques or algorithms especially those that are improved to perform better in binary arithmetic; hence you get such compatibility problems when using both types of arithmetic within a system. High Circuit Complexity: BCD adders are more complicated than binary adders owing to BCD correction logic requirements that make sure valid BCD outputs are produced. This increased complexity can also lead to bigger circuit sizes as well as more difficult designs. 			
5 a	Design a Verilog code to implement 2:1 and 4:1 multiplexer Evaluation Distribution: - $5(2*2.5)$ marks, 2.5 marks for each multiplexer, in each multiplexer 0.5 marks for equations, 2 marks for code for each multiplexer. Verilog Code for 2:1 multiplexer The logic equation: $Y = S? 11:10$ or equivalently, $Y = (\bar{S} \cdot 10) + (S \cdot 11)$ Module code module mux2to1_gate (input 10, 11, S, output Y); wire Sbar, a1, a2; not (Sbar, S); and (a1, 10, Sbar); and (a2, 11, S); or (Y, a1, a2); endmodule TESTBENCH module tb_mux2to1; reg 10, 11, S; wire Y; mux2to1 uut (.10(10), .11(11), .S(S), .Y(Y)); initial begin Sdisplay("S 11 10 Y"); Smonitor("%b %b %b %b", S, 11, 10, Y); 10=0; 11=0; S=0; #10; 10=0; 11=1; S=0; #10; 10=1; 11=0; S=1; #10; Sstop; end	[05]	3	L3

```
endmodule
  Verilog Code for 4:1 multiplexer
  The logic equation:
                   Y = (\bar{S1S0I0}) + (\bar{S1S0I1}) + (\bar{S1S0I2}) + (\bar{S1S0I3})
  Module file
  module mux4to1 gate (
    input I0, I1, I2, I3,
    input S1, S0,
    output Y
  );
    wire S1bar, S0bar;
    wire and0, and1, and2, and3;
    not (S1bar, S1);
    not (S0bar, S0);
    and (and0, I0, S1bar, S0bar);
    and (and1, I1, S1bar, S0);
    and (and2, I2, S1, S0bar);
    and (and3, I3, S1, S0);
    or (Y, and0, and1, and2, and3);
  endmodule
  TESTBENCH
  module tb mux4to1;
    reg [3:0] I;
    reg [1:0] S;
    wire Y;
    mux4to1 uut (.I(I), .S(S), .Y(Y));
    initial begin
       $display("S1 S0 | I3 I2 I1 I0 | Y");
       $monitor("%b %b | %b %b %b | %b",
            S[1], S[0], I[3], I[2], I[1], I[0], Y);
       I = 4'b1010;
       S = 2'b00; #10;
       S = 2'b01; #10;
       S = 2'b10; #10;
       S = 2'b11; #10;
       $stop;
    end
  endmodule
  Write the difference between combinational circuits and sequential circuits.
  Evaluation Distribution: - At least 5 key differences. 1 marks for each.
                      Combinational Circuit
   Aspect
                                                     Sequential Circuit
                                                                                                        L2
b
                                                                                           [05]
                                                                                                   3
                                                     Output depends on both
                     Output depends only on the
                                                     current inputs and past
                      current inputs.
   Definition
                                                     states (memory).
```

Memory Elements	Does not require memory elements.	Requires memory elements like flip-flops or latches.			
Timing Dependency	Output is immediate, based on input changes.	Output is dependent on clock pulses and previous states.			
Clock Signal	No clock signal required.	Requires a clock signal to synchronize state changes.			
Design Complexity	Simpler design without the need for memory.	More complex due to memory and clock management.			
Speed	Faster, as outputs change instantly with inputs.	Slower due to dependency on clock cycles and past states.			
Functionality	Performs basic logical operations without sequence dependency.	Performs operations that require sequences or timed events.			
Examples	Adders, Subtractors, Multipl exers, Encoders.	Counters, Shift Register, Flip-Flops, State Machines.			
Power Consumption	Generally lower power consumption.	Higher power consumption due to memory and clock circuitry.			
Application	Used in tasks requiring direct logical operations (e.g., arithmetic).	Used in applications involving sequential operations (e.g., counters, registers).			
Evaluation Distr (definition, types, (i) ADDER: -An operation of addi digital systems, s calculators. Types of Adders 1. Half Adder • A Half Ad • It produce	Adder is a combinational logic tion of binary numbers. Adders such as microprocessors, ALUs (n evaluation on 5 components is etc.) 1 mark for each component. It circuit that performs the arithmetic are fundamental components used in Arithmetic Logic Units), and digital overs (A and B). Sprifficant bit of the result.	-	3	L2

Logic Diagram:

- Sum = $A \oplus B$ (XOR gate)
- Carry = $\mathbf{A} \cdot \mathbf{B}$ (AND gate)

ABSU CAR M RY

0 0 0

0 1 1 0

101 0

1 1 0 1

2. Full Adder

- A Full Adder adds three bits: two input bits (A, B) and an input carry (Cin).
- It produces:
 - o **SUM (S)**
 - o CARRY (Cout)

Logic Diagram:

- Sum = $A \oplus B \oplus Cin$
- Carry = $(A \cdot B) + (Cin \cdot (A \oplus B))$

Cin SUM CARR В A 0 0 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 1 0 0 0 1 0 1 1 1 0 0 1 1 1 1

Applications:

- Used in arithmetic and logic units (ALU)
- Binary addition circuits
- · Digital counters and processors

(ii) SUBTRACTOR: - A Subtractor is a combinational circuit that performs binary subtraction.

It subtracts one binary number from another and provides two outputs:

- DIFFERENCE (D)
- BORROW (B)

Types of Subtractors:

1. Half Subtractor

- Subtracts two binary digits: A (minuend) and B (subtrahend).
- Outputs:
 - o **Difference (D)** = $D = A \oplus B$
 - \circ **Borrow (B)** = A'B

A B DIFFEREN W BORRO W 0 0 0 0 0 1 1 1

	0	1	(
1	1	0	(
Log		Diagra i One X		d one AND-NOT (inverter + AND) gate.	
2. I		Subtra Subtra		its: A (minuend), B (subtrahend), and Bin (borrow-in).	
		Output			
		0	Differenc	e (D)	
		0	Borrow-o		
Lo _i	•		ence = A { w = (¬A · 1 DIFFE	B ⊕ Bin B) + (Bin · ¬(A ⊕ B)) BORRO	
			RENCE		
0		0		0	
0		1		1	
0	1	0	1	1 1	
0	1		1		
0	1 1	0	1 0		
0 0 0	1 1 0	0 1	1 0 1	1 1	
0 0 0	1 1 0	0 1 0	1 0 1	1 1 0	
0 0 0 1	1 1 0 0	0 1 0 1	1 0 1 0	1 1 0 0	
0 0 0 1 1 1	1 1 0 0 1 1	0 1 0 1 0	1 0 1 0 0	1 1 0 0 0	
0 0 0 1 1 1	1 0 0 1 1 plice	0 1 0 1 0 1 ations:	1 0 1 0 0 1 n arithmetic	1 1 0 0 0	

CI CCI HoD