

Internal Assessment Test-1. Nov '25.



DSDV

Date :- 4/11/25.

Obtain the Minimal expression using K-map for the following function.

i). $f(a,b,c,d) = \sum_m (0,1,4,5,9,11,13,15)$

ii) " $= \prod_M (0,2,5,7,8,10,13,15)$.

iii) " $= \sum_m (0,1,4,6,7,9,15) + \sum_d (3,5,11,13)$.

i). $f(a,b,c,d) = \sum_m (0,1,4,5,9,11,13,15)$.

ab \ cd	00	01	11	10
00	1	1		
01	1	1		
11		1	1	
10		1	1	

$f(a,b,c,d) = a'c' + ad //$

ii) $f(a,b,c,d) = \prod_M (0,2,5,7,8,10,13,15)$.

ab \ cd	00	01	11	10
(a+b) 00	1			1
(a+b) 01		1	1	
(a+b) 11		1	1	
(a+b) 10	1			1

$f(a,b,c,d) = (\bar{b} + \bar{d}) \cdot (b + d) //$

11) $\sum_m (0, 1, 4, 6, 7, 9, 11, 13) + \sum_d (3, 5, 11, 13)$

ab \ cd	00	01	11	10
00	1	1	1	
01	1	1	1	1
11		1	1	
10		1	1	

$$f(a, b, c, d) = d + a'c' + a'b$$

2) Find the minimal sum for the following Boolean fn using Quine - McCluskey method :-

$$f(a, b, c, d) = \sum_m (7, 9, 12, 13, 14, 15) + d_c (4, 11)$$

Soln :-

$$7 \rightarrow 0111$$

$$9 \rightarrow 1001$$

$$12 \rightarrow 1100$$

$$13 \rightarrow 1101$$

$$14 \rightarrow 1110$$

$$15 \rightarrow 1111$$

dc

$$4 \rightarrow 0100^*$$

$$11 \rightarrow 1011^*$$

Step:1

Group	Minterms	Binary Variable
1	m_4	0100 *
2	m_9	1001 ✓
	m_{12}	1100 ✓
3	m_7	0111 ✓
	m_{11}	1011 *
	m_{13}	1101 ✓
	m_{14}	1110
4	m_{15}	1111 ✓

Step:2

Group	Matched Pairs	Binary Variable
1	$m_4^* - m_{12}$	-100
2	$m_9 - m_{11}^*$	10-1 ✓
	$m_9 - m_{13}$	1-01 ✓
	$m_{12} - m_{13}$	110- ✓
	$m_{12} - m_{14}$	11-0 ✓
3	$m_7 - m_{15}$	-111
	$m_{11}^* - m_{15}$	1-11 ✓
	$m_{13} - m_{15}$	11-1 ✓
	$m_{14} - m_{15}$	111- ✓

Step:3

Group	Matched Pairs	Binary Variable
2	$m_9 - m_{11}^* - m_{13} - m_{15}$	1 - - 1
	$m_9 - m_{13}^* - m_{13} - m_{15}$	1 - - 1
	$m_{12} - m_{13} - m_{14} - m_{15}$	1 1 - -
	$m_{12} - m_{13} - m_{14} - m_{15}$	1 1 - -

All the minterms are covered, ex, m_4^* & m_7 are covered. Since m_4^* is done, we can ignore that, consider only $m_7 - m_{15}$ group for final solution.

Step:4

$$f(a, b, c, d) = ab + ad + bcd$$

3. Comparators :-

A simple approach, to compare the magnitudes of two binary numbers for the purpose of establishing whether one is greater than, equal to or less than the other, such a circuit is called a comparator.

- A comparator makes use of a cascade connection of identical subnetworks, as like parallel adder.
- Consider two n -bit binary numbers,

$$A = A_{n-1} \text{ --- } A_i A_{i-1} \text{ --- } A_1 A_0 +$$

$$B = B_{n-1} \text{ --- } B_i B_{i-1} \text{ --- } B_1 B_0 -$$

- For this design, assume that only one bit of corresponding order from each number is entering the subnetwork, say A_i & B_i & the two binary numbers are analyzed from right to left. This subnetwork is called 1-bit comparator.

- The function of the 1-bit comparator is to establish whether $A_{i-1} \dots A_1 A_0$ is greater than, equal to or less than $B_{i-1} \dots B_1 B_0$ given the values of A_i, B_i & whether $A_{i-1} \dots A_1 A_0$ is greater than, equal to or less than $B_{i-1} \dots B_1 B_0$.

- The three conditions describing the relative magnitudes of $A_{i-1} \dots A_1 A_0$ and $B_{i-1} \dots B_1 B_0$ are assigned to three variables G_i, E_i and L_i where $G_i = 1$ denotes

$$A_{i-1} \dots A_1 A_0 > B_{i-1} \dots B_1 B_0, \quad E_i = 1$$

denotes $A_{i-1} \dots A_1 A_0 = B_{i-1} \dots B_1 B_0$, and

$$L_i = 1 \text{ denotes } A_{i-1} \dots A_1 A_0 < B_{i-1} \dots B_1 B_0$$

- Thus, the 1-bit comparator ^{is a} 5-input, 3-output network.

2-bit Comparator

a_1, a_0	b_1, b_0	G_i	E_i	L_i
0 0	0 0	0	1	0
0 0	0 1	0	0	1
0 0	1 0	0	0	1
0 0	1 1	0	0	1
0 1	0 0	1	0	0
0 1	0 1	0	1	0
0 1	1 0	0	0	1
0 1	1 1	0	0	1
1 0 0 0	→	1	0	0
1 0 0 1	→	1	0	0
1 0 1 0	→	0	1	0
1 0 1 1	→	0	0	1
1 1 0 0	→	1	0	0
1 1 0 1	→	1	0	0
1 1 1 0	→	1	0	0
1 1 1 1	→	0	1	0

G_i

$a_1 a_0$ | $b_1 b_0$

$a_1 a_0$	$b_1 b_0$	00	01	11	10
00					
01		1			
11		1	1		1
10		1	1		

E_i

$a_i \backslash b_i$	00	01	11	10
00	1			
01		1		
11			1	
10				1

$$E_i = a_i' a_0' b_i' b_0' +$$

$$a_i' a_0 b_i' b_0 +$$

$$a_i a_0 b_i b_0 +$$

$$a_i a_0' b_i b_0'$$

$$= a_0' b_0' (a_i' b_i' + a_i b_i)$$

$$+ a_0 b_0 (a_i' b_i' + a_i b_i)$$

$$a_0 b_0 = x$$

$$a_i' b_i' + a_i b_i = y$$

$$x' (a_i \oplus b_i)$$

$$= x' (-y' + y) + x (-y' + y)$$

$$= x + x'$$

$$= a_0 b_0 + a_0' b_0' //$$

L_i

$a_i \backslash b_i$	00	01	11	10
00		1	1	1
01			1	1
11				
10	1		1	

$$L_i = a_i' b_i + a_i a_0' b_0$$

$$+ a_0' b_i b_0 //$$

→ Work out for 3-bit
comparator.

b_n a_{n-1} a_n

parallel binary Subtractor

4) 4-bit Parallel Adder/Subtractor:-
The Structure of such realization is shown in figure, where $x_{n-1}, x_{n-2}, \dots, x_1, x_0$ is the n -bit Minuend and $y_{n-1}, y_{n-2}, \dots, y_1, y_0$ is the n -bit Subtrahend.


Subtraction can be replaced by addition through the use of complements. For example, adding the 2's complement of the Subtrahend to the Minuend results in the difference of two numbers.

Furthermore, the 2's complement of a binary number is obtained by adding

One to its 1's complement. The 1's complement of the Subtrahend is formed by inverting each of its bits, and a carry-in of 1 in the least significant-bit position provides for the addition of 1 to the 1's complement.

$$y_i \oplus 1 = \bar{y}_i, \text{ gives a realization}$$

of a parallel adder/subtractor. The behavior of this network is determined by the control signal Add/sub. The subtraction operation is obtained by letting Add/sub = 1, in which case 1's are appropriately entered into the exclusive or-gates to provide the 1's complement of the Subtrahend and the initial carry-in of 1.



$$y_i \cdot 0 + \bar{y}_i \cdot 1$$

Sum or difference

Fig :- Parallel binary adder/subtractor

The parallel binary adder then produces the difference.

When the two operands are to be added, $Add/Sub = 0$. The bits of the addend are not modified by the exclusive-or-gates prior to entering the parallel binary adder and the necessary initial carry-in of 0 is provided.

The operands in Subtraction can be either signed or unsigned, the output of a binary subtractor must be interpreted appropriately.

For example, for unsigned operands, the output from the binary subtractor is the true difference if the minuend is greater than or equal to the Subtrahend.

However, the output from the subtractor is the 2's-complement representation of the difference if the minuend is less than the Subtrahend.

5. Binary Subtraction:-

A binary Subtractor can be designed using the same approach as that of binary adder. Again here, three bits are involved at each bit order, a Minuend bit x_i , a Subtrahend bit y_i and borrow-in bit from the previous bit-order position b_i . The result of the Subtraction is a difference bit d_i , and a borrow-out bit b_{i+1} .

Truth Table for a binary full Subtractor.

x_i	y_i	b_i	b_{i+1}	d_i
0	0	0	0	0
0	0	1	1	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

A	B	B	D
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0

The difference bit at each order is obtained by subtracting both the subtrahend and borrow-in bits from the minuend bit. To achieve this, however a borrow-out from the next higher-order bit position may be necessary.

By using k-map, the difference equation & minimal - Sum expression for the borrow-out is determined as,


$$d_i = x_i \oplus (y_i \oplus b_i)$$

$$b_{i+1} = \bar{x}_i y_i + \bar{x}_i b_i + y_i b_i$$

$$\bar{A} B + \bar{A} C + B C$$

These results can be used to construct a logic diagram for a binary full subtractor.

As like binary addition, by cascading n binary full subtractors, a ripple binary subtractor is realized for handling two n -bit operands.



parallel binary subtractor

6. Carry Lookahead Adder :- / High Speed Adders

All the networks are subject to ripple effect, as the operands are applied in parallel. The ripple effect dictates the overall speed at which the network operates.

By considering the figure from binary, it is possible that a carry is generated in the least-significant-bit position stage & owing to the operands, this carry must propagate through all the remaining stages to the highest-order-bit position stage.

For example, such a situation occurs when the two n -bit operands are $01 \dots 11$ and $00 \dots 01$, leads to a n -bit sum $10 \dots 00$ is produced.

Two levels of logic are needed to generate the carry at the least-significant-bit position stage, two levels of logic are needed to propagate the carry through each of the next $n-2$ higher order stages, and two levels of logic are needed to force the sum or carry at highest order-bit position stage.

If each stage is assumed to introduce a unit time of propagation delay, then the Maximum propagation delay of the ripple adder becomes $2n$ units of time.

The disadvantage is that, all signals must complete their propagations through a network, before new inputs are applied. This becomes a limiting factor in the i/w's overall speed of operation.

To decrease the time required to perform addition, an effort must be made to speed up the propagation of the carriers. One approach, is to reduce the number of logic levels in the path of the propagated carriers. Adders designed with this consideration are called high-speed Adders.

Equations Sum and carry,

$$C_{i+1} = x_i y_i + x_i c_i + y_i c_i \longrightarrow (1)$$

$$S_i = c_i \oplus (x_i \oplus y_i) \longrightarrow (2)$$

are the outputs at the i th stage of a binary adder.

The Sum and carry outputs at a given stage are a function of the output carry from the previous stage, which in turn is a function of the output carry from another previous stage. This corresponds to undesirable ripple effect.

If the input carry at a given stage is expressed in terms of the operands variables i.e. $x_0, x_1, \dots, x_{n-1}$ and $y_0, y_1, \dots, y_{n-1}$, then the ripple effect is eliminated & the overall speed of the adder is increased.

Let,

$$\begin{aligned} C_{i+1} &= x_i y_i + x_i c_i + y_i c_i \\ &= x_i y_i + (x_i + y_i) c_i \end{aligned}$$

The first term in the last equation, $x_i y_i$ is called carry-generate function, since it corresponds to the formation of a carry at the i th stage.

The second term, $(x_i + y_i) c_i$ corresponds to a previously generated carry c_i , that must propagate past the i th stage to the next stage.

The $x_i + y_i$ part of this term is called carry-propagate function.

Letting the carry-generate function be denoted by Boolean variable " g_i " and the carry propagate function by " p_i "; i.e.,

$$g_i = x_i \cdot y_i \longrightarrow \textcircled{3}$$

$$p_i = x_i + y_i \longrightarrow \textcircled{4}$$

The output carry equation for the i th stage is given by

$$C_{i+1} = g_i + p_i C_i \longrightarrow \textcircled{5}$$

The output carry at each of the stages can be written in terms of carry-generate functions, carry-propagate functions and the initial input carry C_0 as follows,

$$C_1 = g_0 + P_0 C_0 \longrightarrow \textcircled{6}$$

$$C_2 = g_1 + P_1 C_1$$

$$= g_1 + P_1 (g_0 + P_0 C_0)$$

$$= g_1 + P_1 g_0 + P_0 P_1 C_0 \longrightarrow \textcircled{7}$$

$$C_3 = g_2 + P_2 C_2$$

$$= g_2 + P_2 (g_1 + P_1 g_0 + P_1 P_0 C_0)$$

$$= g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0 \longrightarrow \textcircled{8}$$

$$C_4 = g_3 + P_3 C_3$$

$$= g_3 + P_3 (g_2 + P_2 g_1 + P_2 P_1 g_0 + P_2 P_1 P_0 C_0)$$

$$= g_3 + P_3 g_2 + P_3 P_2 g_1 + P_3 P_2 P_1 g_0 + P_3 P_2 P_1 P_0 C_0$$

$$C_{i+1} = g_i + P_i g_{i-1} + P_i P_{i-1} g_{i-2} + \dots + P_i P_{i-1} \dots P_0 C_0 \quad \text{--- (9)}$$

Since each carry-generate function and carry-propagate function is itself only a function of the operand variables as indicated by eqn (3) & (4), the output carry and the input carry, at each stage can be expressed as a function of the operand variables & the initial input carry " C_0 ".

Since the output sum bit at any stage is also a function of the previous stage output carry as indicated by equation (2).

Thus, the Parallel adders whose realizations are based on the above carry lookahead adders.




fig:- General Organization of carry lookahead Adder

The general organization of a carry lookahead adder is shown in figure, it corresponds to a logic network based on equation 6 to 9.

The Sigma block corresponds to the logic needed to form the sum bit, the carry-generate function and the carry-propagate function at each stage.

Generalizing from this figure, the path length from the generation of a carry to its appearance as an input at any higher-order stage, i.e. the path length through any stage of the carry lookahead n/w, is two levels of logic.

Thus, with one level of logic to form g_i , two levels of logic for the carry to propagate between any two stages, and one level of logic to have the carry effect a sum output, the maximum propagation delay for a carry lookahead adder is 4 units of time, under the assumption that each gate introduces a unit time of propagation delay.

140



USN									
-----	--	--	--	--	--	--	--	--	--

Internal Assessment Test 1 – November. 2025

Internal Assessment Test I – November, 2025									
Sub:	Digital System Design using Verilog							Code:	BEC302
Date:	04/ 11 / 2025	Duration:	90 mins	Max Marks:	50	Sem/Section	III: A,B,C,D	Branch:	ECE

Answer any 5 full questions		Marks	CO	RBT
1	Obtain minimal expression using k-map for the following function i) $f(a,b,c,d) = \sum m(0,1,4,5,9,11,13,15)$ ii) $f(a,b,c,d) = \prod M(0,2,5,7,8,10,13,15)$ iii) $f(a,b,c,d) = \sum m(0,1,4,6,7,9,15) + \sum d(3,5,11,13)$	10	1	2
2	Find minimal sum for following Boolean function using Quine-McClusky method: $f(a,b,c,d) = \sum m(7,9,12,13,14,15) + dc(4,11)$	10	1	1
3	Design a 2-bit magnitude comparator to compare two binary numbers. Follow the design procedure.	10	2	2

4	Explain in detail 4 bit parallel adder/subtractor with proper example for each.	10	2	2
5	With Truth table, logic diagram explain the binary Full Subtractor.	10	2	2
6	Justify why Carry Lookahead Adder is needed with neat block diagram and expressions.	10	2	2
7	i) Explain the working of a 3-to-8 decoder with symbol and truth table. ii) Explain the working of a 8-to-3 encoder with symbol and truth table.	10	2	2

Lotheithe
CI

Preethi
CCI

M. Pappa
HOD