21CS33

Third Semester B.E./B.Tech. Degree Examination, June/July 2025 Analog and Digital Electronics

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- a. Explain voltage divider bias circuit with a neat diagram and necessary derivations. (08 Marks)
 - b. Explain inverting Schmitt Trigger with a neat diagram and waveform. (06 Marks)
 - c. The base bias circuit shown in the Fig Q1(c), for the values indicated calculate I_B , I_C and V_{CE} .




Fig Q1(c)

(06 Marks)

OR

- 2 a. Explain the operation adjustable voltage Regulator? List the advantages of adjustable voltage Regulator over fixed voltage regulator. (08 Marks)
- b. Difference between Active filter and Passive filter. (06 Marks)
- c. Sketch the 2-bit Flash ADC? The digital i/p for a 4-bit DAC is D = 0111. Calculate its o/p voltage. Take $V_{OFS} = 15 \text{ V}$. (06 Marks)

Module-2

a. Prove De Morgan's theorem.

(04 Marks)

b. Simplify the following Boolean function using K-map method. $F(A, B, C, D) = \Sigma m (0, 1, 2, 3, 5, 8, 9, 10, 11, 13, 14, 15)$

(06 Marks)

c. Find all the prime implicates of the function using Q-M method. $f(a, b, c, d) = \Sigma m(0, 2, 3, 4, 8, 10, 12, 13, 14)$

(10 Marks)

OR

- 4 a. For the following function given use Q-M method and obtain essential prime implicates chart. $F(A, B, C, D) = \Sigma m (2, 3, 7, 9, 11, 13) + \Sigma d (1, 10, 15)$. (08 Marks)
 - b. With an example, explain Petrick's method.

(06 Marks)

c Explain Map -Entered variables method.

(06 Marks)

1 of 2

Module-3

5 a. Realize $f(a, b, c, d) = \sum m(0, 3, 4, 5, 8, 9, 10, 14, 15)$, using three input NOR gates. (06 Marks)

b. Discuss different types of hazards in combinational circuits.

(08 Marks)

c. With a neat diagram, explain 8 to 3 priority encoder.

(06 Marks)

OF

6 a. Explain the programmable logic arrays (PLA).

Realize the following functions using PLA

 $f_1 = a'bd + abd + ab'c' + b'c$

 $f_2 = a'bd + c$

 $f_3 = abd + ab'c' + bc$

(10 Marks)

(10 Marks)

b. Explain with the help of a logic diagram and truth table a 3 to 8 line decoder.

Module-4

a. With a neat diagram, explain the VHDL program structure.

(06 Marks)

b. Discuss the switch debouncing with an SR latch.

(06 Marks)

(08 Marks)

(06 Marks)

(08 Marks)

c. Write the following Flip-flops characteristics equation and truth table.

i) SR flip-flop ii) J-K flip-flop iii) D-Flip-flop iv) T-Flip-flop.

OR

a. What is T Flip-Flop? Show how to convert JK Flip-Flop into T Flip-Flop. (08 Marks)

b. Discuss the NAND-gate version of gated S-R latch.

ARY (06 Marks)

c. Difference between Flip-Flop and Latch.

CMRIT LIBRARY BANGALORE - 560 037

Module-5

a. Define Counter. Describe the working of parallel adder with accumulator.

b. Discuss the working of a 3-bit shift register.

(06 Marks)

c. Difference between Synchronous and Asynchronous counters.

(06 Marks)

UK

10 a. Explain the working of a 3-bit Binary Ripple Counter, waveforms and truth table. (06 Marks)

b. What is the clock frequency of a 3 – bit ripple counter, if the period of the MSB waveform is 24µs? (04 Marks)

c. Design with a neat sketch and relevant expressions, explain a 3-bit binary up-down counter using D-Flip-Flop. (10 Marks)

2 of 2