

Fourth Semester B.E./B.Tech. Degree Examination, Dec.2025/Jan.2026

Analog Circuits

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Design a voltage divider bias circuit to establish $I_C = 1 \text{ mA}$ and $V_{CE} = 5 \text{ V}$ using a BJT having $\beta = 100$ and a power supply $V_{CC} = +12 \text{ V}$. Select $V_B = V_{CC}/3$ and the voltage divider current $I_2 = I_E/10$. (08 Marks)
- b. A collector-to-base feedback bias circuit uses $R_C = 7.5 \text{ K}\Omega$, $R_B = 160 \text{ K}\Omega$ and $V_{CC} = 10 \text{ V}$. Draw the circuit and determine the values of I_C and V_{CE} assuming $\beta = 80$. (06 Marks)
- c. For the MOSFET amplifier circuit shown in Fig.Q.1(c), draw the small signal equivalent circuit if $V_t = 1.5 \text{ V}$, $V_A = 50 \text{ V}$, $K'_n W/L = 0.25 \text{ mA/V}^2$. Calculate g_m and r_o .




Fig.Q.1(c)

(06 Marks)

OR

- 2 a. For the circuit shown in Fig.Q.2(a), $R_1 = R_2 = 22 \text{ M}\Omega$, $R_D = R_S = 1 \text{ K}\Omega$, $V_{DD} = 10 \text{ V}$, $V_t = 1.0 \text{ V}$, $K'_n W/L = 2 \text{ mA/V}^2$. Calculate the values of I_D and V_{DS} .




Fig.Q.2(a)

(08 Marks)

- b. Design a drain-to-gate feedback bias circuit to get $I_D = 0.5 \text{ mA}$, using a MOSFET having $V_t = 1 \text{ V}$ and $K'_n W/L = 1 \text{ mA/V}^2$ assuming $V_{DD} = 5 \text{ V}$. (06 Marks)

- c. For the BJT amplifier circuit shown in Fig.Q.2(c), determine the overall voltage gain v_o/v_i assuming $\beta = 100$, $V_T = 26 \text{ mV}$. (06 Marks)




Fig.Q.2(c)

Module-2

- 3 a. A common-source amplifier has $I_D = 0.25 \text{ mA}$, $V_{ov} = 0.25 \text{ V}$ and $R_D = 20 \text{ K}\Omega$. The amplifier is fed from a signal source having $R_{sig} = 100 \text{ K}\Omega$ and it is connected to a load resistance $R_L = 20 \text{ K}\Omega$. Draw the circuit and determine the overall gain of the amplifier. Assume $R_G = 10 \text{ M}\Omega$. (08 Marks)
- b. An n-channel MOSFET has $t_{ox} = 10 \text{ nm}$, $W = 10 \mu\text{m}$, $L = 1 \mu\text{m}$, $L_{ov} = 0.05 \mu\text{m}$, $C_{sbo} = C_{dbo} = 10 \text{ fF}$. Calculate the capacitances C_{ox} , C_{ov} , C_{gs} and C_{gd} when the device is in saturation. Assume $\epsilon_{ox} = 34.5 \times 10^{-12} \text{ F/m}$. (06 Marks)
- c. Draw the block diagram of a sinusoidal oscillator and explain how the oscillations are produced and sustained. (06 Marks)

OR

- 4 a. For the CS amplifier shown in Fig.Q.4(a), determine the max gain in dB, lower and upper cut-off frequencies and bandwidth, assuming $r_o = 150 \text{ K}\Omega$, $g_m = 1 \text{ mA/V}$, $C_{gs} = 1 \text{ pF}$ and $C_{gd} = 0.4 \text{ pF}$.




Fig.Q.4(a)

(08 Marks)

- b. A Colpitt's oscillator has $C_1 = 100 \text{ pF}$, $C_2 = 7500 \text{ pF}$ and a variable inductor. Determine the range of inductor values required to vary the frequency from 950 kHz to 2050 kHz. (06 Marks)
- c. Draw the high-frequency model of MOSFET and explain. Simplify it and obtain the model used for manual analysis. (06 Marks)

CMRIT LIBRARY
BANGALORE - 560 037

Important Note : 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.
2. Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8 = 50, will be treated as malpractice.

Module-3

- 5 a. Derive the equations to prove that negative feedback results in de-sensitization of gain and increase in bandwidth. (08 Marks)
- b. A trans-conductance amplifier employing appropriate feedback topology has a feedback factor $\beta = 0.11$. If the gain of the basic amplifier is 10^5 A/V, input resistance is $1\text{ M}\Omega$ and output resistance is $100\ \Omega$, calculate the input and output resistances with feedback. (06 Marks)
- c. What is meant by cross-over distortion with reference to the transfer characteristics of class-B output stage? How can it be reduced? (06 Marks)

OR

- 6 a. Explain the working of class-B transformer-coupled amplifier with circuit diagram and waveforms. Show that the maximum efficiency is 78.5%. (08 Marks)
- b. With neat diagrams, explain the working of class-C output stage. Bring out its uses and advantages compared to the class-A stage. (06 Marks)
- c. Draw the block schematic of shunt-shunt feedback amplifier and derive the equation for output resistance with feedback. (06 Marks)

Module-4

- 7 a. Draw the circuit of non-inverting amplifier having $R_1 = 1.6\text{ K}\Omega$ and $R_F = 5.1\text{ K}\Omega$. The op-amp has open-loop gain of 2,00,000, $R_i = 2\text{ M}\Omega$, $R_o = 75\ \Omega$, $f_o = 5\text{ Hz}$. Compute the overall gain with feedback, R_{if} , R_{of} and bandwidth. (08 Marks)
- b. A scaling amplifier has to be designed to get output voltage $V_o = -(10V_1 + 0.5V_2 + 0.1V_3)$ where V_1 , V_2 and V_3 are input voltages. Select $R_f = 5\text{ K}\Omega$ and draw the final circuit diagram. (06 Marks)
- c. A sinusoidal voltage having 500 mV peak-to-peak is connected to the input of the circuit shown in Fig.Q.7(c). If the saturation voltages are $\pm 13\text{ V}$, determine the threshold voltages and draw the waveform. (06 Marks)




Fig.Q.7(c)

CMRIT LIBRARY
BANGALORE - 560 037

OR

- 8 a. What is an instrumentation amplifier? What are its applications? With a neat circuit diagram, explain the working of instrumentation amplifier using transducer bridge. (08 Marks)
- b. Draw the circuit of non-inverting comparator with a negative reference voltage. Sketch the input and output waveforms if $v_{in} = 5\text{ V}$ peak-to-peak sinusoidal at 1 kHz and $V_{ref} = -1.5\text{ V}$. (06 Marks)
- c. Show how an op-amp can be connected to operate as averaging amplifier. Derive the expression for output voltage. (06 Marks)

Module-5

- 9 a. Explain the operation of R - 2R DAC and derive the expression for output voltage. Suppose if $R = 10\text{ K}\Omega$, $R_f = 20\text{ K}\Omega$ and $V_{Ref} = 5\text{ V}$, determine the output voltage for the inputs $b_3b_2b_1b_0 = 1010$. (08 Marks)
- b. Draw the block diagram of 4-bit successive approximation ADC. Illustrate the conversion of analog input $V_{in} = 9.2\text{ V}$ to an equivalent 4-bit binary, assuming full-scale output for 15 V. (06 Marks)
- c. Design an astable multivibrator circuit using 555-timer, to get an output frequency of 5 kHz with 60% duty cycle, choosing $C = 0.068\ \mu\text{F}$. (06 Marks)

OR

- 10 a. Draw the circuit diagram and frequency response of a first order high-pass filter and derive the expression for the magnitude of gain. (08 Marks)
- b. Design a second order low-pass filter to have a cut-off frequency of 2 kHz and passband gain of 1.586. Choose $C = 0.01\ \mu\text{F}$. (06 Marks)
- c. Show how a precision inverting half-wave rectifier can be constructed using op-amp and two diodes. Explain the working. (06 Marks)
