




Internal Assesment Test 2-OCT. 2018- Scheme and Solution


Sub:	COMPUTER O	RGANIZAT				Sub Code:	17CS34	Branch: CSE		
Date:	/ 10 / 2018	Duration:	90 mins	Max Marks	: 50	Sem / Sec:	3(A,B,C	C)	O	BE
<u>A</u>	nswer FIVE FUL							MARKS	СО	RBT
1 (a)	With a neat dia (diagram -5 exp	gram, exp planation-	lain gene 5)	PART A eral 8-bit Pa	rallel int	erface.		[10]	CO2	L2
							3	5		
	D7 —						> P7			
	- ToBus.				DATAIR)	: der	°Ce		
	Do T			4 42			PO			
	3							x -		
	3				,					
	3	DATA	1001							
	3									
		Dat								
		1000	ister.							
		7	3,	1.2						
	3									
	3	- 11	y 175 .							
	My-address			de la			-2			
	RSQ RSI	7	Register	1 1 1 1 1 1		Status	(
	RSO		Sueal			Control) 2			
	RIW _		Jan S. Franker							
	- Ready									
	Accept «			4 2 4 2 1						
	INTR				47 .					
			101	21 - 10	l interf					
	an .	1/ H gene	al 8-6	it paulle	x interf	ace				
					1.00					
							•	16		L


Data lines Po to Po can be used for either input		
or output purposes.		
for increased flexibility,		
some lives can be used as inputs, and		
-> some lives can be used as outputs.		
The DATAOUT register is connected to data lines via		
3-state drivers that are untrolled by DDR (Data Direction Register).	_	
The processor can write any 8-bit pattern into DDR.		
DDR =1,		
Then, dat line acts as an output line;		
Two lines, C, and C, are used to control the interact		
	-	
ion between interface - circuit and i/o device.		
These two lines are programmable		
signaling, including the handshake.		
The Ready and Accept lines are the handshake control		
lines on the processor - bus side. Hence, the Ready		
and Accept lives can be connected to the output of		
Master-ready and Slave-ready.		
The input signal My-address should be immeeted		
to the output of an address decoder. The address		
decoder recognizes the address assigned to the interface.		
There are 3 register select lines: RSO-RSQ.		
Three register select lais allow up to eight registers		
Y Y As		
An interrupt-request INTR is also provided. It should		
be connected to the interrust request line on the		
An interrupt-request INTR is also provided. It should be connected to the interrupt-request line on the computer bus.		
OR		
With neat timing diagrams, evaluin evachronous hus	[10]	CO2
With neat timing diagrams, explain synchronous bus.	[10]	1002



the doto transfer period to suit to the needs of the participating devices. A high frequency clock signal is used and that a complete data transfer eycle would span servical clock cycles. No. of clock cycles medical can vary from one device to another. In the figure on previous page, during clock cycle 1, the master serves address and command to the bus requesting a lead operation. At the beginning of clock cycles, the slave makes the decision to respond and begins access to the sequested data. At clock cycle 3, slave places acknowledgement on the requested data on the bus. The master strobes the data on the bus at the end of the 3nd cycle, and stores in buffer. The bus transfer operation is more complete and processor may start with new data transfer operation. Cock Address Command Dota Slave-ready	the data knill	rake it po	ossible to	ansfer ope adjust the	e duration	of	
such that a conflote data traveller syste would span several clook cycle. No. of clock cycles involved can vary from one device to another. In the figure on previous page, during clock cycle 1, the master sends address and command to the bus, requesting a 'Read' operation. At the beginning of clock cycles, the slave mates the decision to respond and begins access to the requested olate. At clock cycle 3, slave places acknowledgement for the requested alote. The master strobes the data from the bus. The master strobes the data from the bus at the end of the 3rd cycle, and stores in buffer. The bus traveler operation is more complete and processor may start with new data traveler operation. Clock Address Command Dota							
from one device to another. In the figure on previous page, during clock cycle I, the master sends address and command to the bus, requesting a lead operation. At the beginning of clock cycles, the slave makes the decision to respond and begins access to the requested data. At clock cycle 3, blane places acknowledgement I on the requested data on the bus. The master Strobes the data from the bus at the end of the 3rd cycle, and stores in buffer. The bus transfer operation is now complete and processor may start with new data transfer operation. Clock Address Command Data Slave-ready	such that a	complete	data tran	efer ayde	Lould	span	
the figure on previous page, during clock cycle 1, the master sends address and command to the bus, requesting a kead operation. At the beginning of clock cycle 2, the slave makes the decision to respond and begins access to the requested clote. At clock cycle 3, slave places acknowledgement 1 on the request and the requested data on the bus. The master Strobes the dada from the bus at the end of the 3rd cycle, and stores in buffer. The bus traveler operation is now complete and provessor may start with new clata transfer operation. Clock Address Command Dota Slave-ready	several clock	yeles. No	. of clock	cycles in	olved an	Vary	
sequesting a Read operation. At the beginning of clock cycles, the slave makes the decision to respond and begins access to the requested clate. At clock cycle 3, slave places acknowledgement for the request and the requested data on the bus. The master strobes the date from the bus at the end of the 3rd cycle, and stores in buffer. The bus transfer operation is now complete and processor may start with new data transfer operation. Clock Address Command Data Slave-resdy	0			ما درونده) = 16 = = 0.	1	
At the beginning of clock cycles, the slave makes the decision to respond and begins access to the requested clots. At clock cycle 3, slave places acknowledgement of the requested data on the bus. The master strobes the data from the bus at the end of the 3rd cycle, and stores in buffer. The bus travefur operation is now complete and processor may start with new data travefur operation. Clock Address Slave-ready Slave-ready	the master of	ends adds	ress and	command	to the	bus,	
At the beginning of clock cycle?, the slave makes the decision to respond and begins access to the requested clota. At clock cycle 3, slave places acknowledgement of the requested data on the bus. The master strobes the data from the bus at the end of the 3rd cycle, and stores in buffer. The bus travelar operation is now complete and processor may start with new data travelar operation. Clock Address Slave-ready Slave-ready	requesting a 's	lead' opera	ition.				
At clock cycle 3, slave places acknowledgement for the request and the requested data on the bus. The master Strobes the data from the bus at the end of the 3rd cycle, and stores in buffer. The bus travefor operation is now complete and provesoor may start with new data transfer operation. Clock Address Command Data Slave-ready	At the beginn	ing of d	ock cycle &	, the sla	we mak	es the	
At clock cycle 3, slave places acknowledgement I on the request and the requested data on the bus. The master strobes the data from the bus at the end of the 3rd cycle, and stores in buffer. The bus transfer operation is now complete and processor may start with new data transfer operation. Clock Address Command Data Slave-ready	decision to 8	espond an	nd begins	access to	the Regi	rested	
The master Strobes the dodg from the bus at the end of the 3rd cycle, and stores in buffer. The bus travefer operation is now complete and provenous may start with new data transfer operation. Clock Command Data Slave-ready.		2 1/2	alaca, auto	0 . 1	d 1	11.0	
The master Strobes the dodg from the bus at the end of the 3rd cycle, and stores in buffer. The bus travefer operation is now complete and provesoor may start with new data transfer operation. Clock Address Command Data Slave-ready	somest and	the source	ted data	on the	hud	the	
end of the 3rd cycle, and stores in buffer. The bus transfer operation is now complete and provision may start with new data transfer operation. Clock Address Command Data Slave-ready	The mester	Strobes to	10 date	from the	bus at	the	
Clock Command Dota Slave-ready	end of the	3rd cycl	e and	stores in	buffer		
Clock Address Command Data Slave-ready	The bus trave	efer opera	tion is m	no cample	ete and	processor	
Command Dota Slave-ready		1,0	data les	males in	sation.		
Address Command Data Slave-ready	may start we	the new	charge The	unsfer of	0 10.1		
Command Data Slave-ready.	may start we	m new	chang The	inster offe			
Command Data Slave-ready.	may start we	the new		inger ofe			
Dota Slave-ready	may start we	the new		majer ope			
Dota Slave-ready *	may start we	th new		anger spe			
Slave-resdy_	may start we	th new		miger ope	X		
Slave-resdy_	May start we ClockAddress	the new		miger ope			
	May Start we Clock Address Command	The new		miger spe			
	May Start we Clock Address Command	The new		anger spe			
An input transfer using multiple clock cycles,	May start we Clock Address Command Data	th new		anger spe			
An input transfer using multiple clock cycles,	May start we Clock Address Command Data	the new		anger spe			
An input Kanefer using multiple clock cycles,	May start we Clock Address Command Data	the new		miger spe			
An input transfer using multiple clock cycles,	May start we Clock Address Command Data	the new					
I Am mout Kaneger using multiple close yours,	May start we Clock Address Command Data	th new		La			
The second secon	Clock Clock Address Command Data Slave-ready		1			release 1	
	Clock Clock Address Command Data Slave-ready		1			ycles),	


(2) SCSI (Small Computer System Interface) Bus.
. It is a standard bus defined by ANSI (American National S
and Institute).
· 9+ has several options:
-> Narrow bus - 8 data lines, transfers 1 byte at a time
- wide bus - 16 data lines, transfers 2 byte at a time
-> Single-ended (St) - Each signal uses one wire, with a con
Transmission ground return for all signels.
→ Differential - Separate return wire for each sign
Signaling 2 voltage levels possible
HVD LVD
Migh Voltage (In Voltage Differential)
Differential)
5 V 3.3V
Because of these various options, SCSI connector may han 50, 68 or 80 pins. The data transfer rate ranges from 5 to 160 MB/s, 320 MB/s, 640 MB/s. Transfer rate depends on: > length of cable > Number of devices connected.
Bus length may be limited to achieve high data transfer rate. However, manufacturers often provide special bus expanders to
connect to devices that are farther away.
A single read or write request may involve several burs
of date. SC SI protocol is designed to support the transfer of multiple buests of Late which may result





4 (a) Consider sixteen words and each word having eight bits. Draw internal organization of the specified RAM memory chip. (diagram-7, explanation-3)

- . Memory-cells are organized in the form of array (Figure 8.2).
- . Each cell is capable of storing 1-bit of information.
- · Each row of cells forms a memory-word.
- · All cells of a row are connected to a common line called as Word-Line.
- The cells in each column are connected to Sense/Write circuit by 2-bit-lines.
- . The Sense/Write circuits are connected to data-input or output lines of the chip.
- . During a write-operation, the sense/write circuit
 - → receive input information &
 - → store input info in the cells of the selected word.




Organization of bit cells in a memory chip.

- . The data-input and data-output of each Sense/Write circuit are connected to a single bidirectional data-line.
- . Data-line can be connected to a data-bus of the computer.
- Following 2 control lines are also used:

 - R/W' → Specifies the required operation.
 CS' → Chip Select input selects a given chip in the multi-chip memory-system.

CO5 L3 [10]



- An n-bit positive-divisor is loaded into register M.
 An n-bit positive-dividend is loaded into register Q at the start of the operation.
 Register A is set to 0 (Figure 9.21).
- After division operation, the n-bit quotient is in register Q, and the remainder is in register A.





Figure 9.23 Circuit arrangement for binary division.

NON-RESTORING DIVISION


- · Procedure:
 - Step 1: Do the following n times
 - If the sign of A is 0, shift A and Q left one bit position and subtract M from otherwise, shift A and Q left and add M to A (Figure 9.23).
 - ii) Now, if the sign of A is 0, set q₀ to 1; otherwise set q₀ to 0.
 - Step 2: If the sign of A is 1, add M to A (restore).



RESTORING DIVISION

- · Procedure: Do the following n times
 - 1) Shift A and Q left one binary position (Figure 9.22).
 - 2) Subtract M from A, and place the answer back in A
 - 3) If the sign of A is 1, set q₀ to 0 and add M back to A(restore A).

 If the sign of A is 0, set q₀ to 1 and no restoring done.



Explain 16-bit carry look-ahead adder. (diagram-4, derivation-6)

Carry-Lookahead adder (CLA)

Improving speed of addition will improve speed of all other arithmetic operations.

CLA improves speed by reducing carry propagation delay. It calculates carry signal in advance, based on input signals instead of waiting for them to ripple through the adders.

Recall the equations:

$$s_i = x_i \oplus y_i \oplus c_i$$
$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$

Second equation can be written as:

$$c_{i+1} = x_i y_i + (x_i + y_i)c_i$$

We can write:

$$c_{i+1} = G_i + P_i c_i$$
where $G_i = x_i y_i$ and $P_i = x_i + y_i$

- $ullet G_i$ is called generate function and P_i is called propagate function
- • G_i and P_i are computed only from x_i and y_i and not c_i , thus they can be computed in one gate delay after X and Y are applied to the inputs of an n-bit adder.

$$\begin{split} c_{i+1} &= G_i + P_i c_i \\ c_i &= G_{i-1} + P_{i-1} c_{i-1} \\ \Rightarrow c_{i+1} &= G_i + P_i (G_{i-1} + P_{i-1} c_{i-1}) \\ continuing \\ \Rightarrow c_{i+1} &= G_i + P_i (G_{i-1} + P_{i-1} (G_{i-2} + P_{i-2} c_{i-2})) \\ until \\ c_{i+1} &= G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + ... + P_i P_{i-1} ... P_1 G_0 + P_i P_{i-1} ... P_0 c_0 \end{split}$$

 $\underline{c}_{i\pm 1}$ is given in terms of c_0 .


Consider 4-bit CLA:


$$c_1 = G_0 + P_0 c_0$$

$$c_2 = G_1 + P_1G_0 + P_1P_0c_0$$

$$c_3 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0c_0$$

$$c_4 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0 + P_3P_2P_1P_0c_0$$





PROM(Programmable Read Only Memory)

- . PROM allows the data to be loaded by the user.
- Programmability is achieved by inserting a 'fuse' at point P in a ROM cell.
- . Before PROM is programmed, the memory contains all 0's.
- . User can insert 1's at required location by burning-out fuse using high current-pulse.
- This process is irreversible.
- Advantages:
 - 1) It provides flexibility.
 - 2) It is faster.
 - 3) It is less expensive because they can be programmed directly by the user.

EPROM (Erasable Reprogrammable Read Only Memory)

- · EPROM allows
 - → stored data to be erased and
 - → new data to be loaded.
- . In cell, a connection to ground is always made at 'P' and a special transistor is used.
- . The transistor has the ability to function as
 - -- a normal transistor or
 - → a disabled transistor that is always turned 'off'.
- . Transistor can be programmed to behave as a permanently open switch, by injecting charge into it.
- · Erasure requires dissipating the charges trapped in the transistor of memory-cells.

This can be done by exposing the chip to ultra-violet light.

- Advantages:
 - 1) It provides flexibility during the development-phase of digital-system.
 - 2) It is capable of retaining the stored information for a long time.
- · Disadvantages:
 - 1) The chip must be physically removed from the circuit for reprogramming.
 - 2) The entire contents need to be erased by UV light.

A significant disadvantage of EPROMs is that a chip must be physically removed from the circuit for reprogramming and that its entire contents are erased by the ultraviolet light. It is possible to implement another version of erasable PROMs that can be both programmed and erased electrically. Such chips, called EEPROMs, do not have to be removed for erasure. Moreover, it is possible to erase the cell contents selectively. The only disadvantage of EEPROMs is that different voltages are needed for erasing, writing, and reading the stored data.

FLASH MEMORY

- Has similar approach to EEPROM.
- Read the contents of a single cell, but need to write the contents of an entire block of cells. Prior to writing, previous contents of the block are erased.
- Flash devices have greater density so have higher capacity and low storage cost per
 High Capa
- Power consumption of flash memory is very low, hence, making it attractive for use in portable equipment that is battery-driven. E.g., MP3 music players, cell phones, digital cameras.
- Single flash chips are not sufficiently large, so larger memory modules are implemented using flash cards and flash drives.

1) Flash Cards

- One way of constructing larger module is to mount flash-chips on a small card.
- > Such flash-card have standard interface.
- > The card is simply plugged into a conveniently accessible slot.
- > Memory-size of the card can be 8, 32 or 64MB.
- > Eg: A minute of music can be stored in 1MB of memory. Hence 64MB flash cards can store an hour of music.

2) Flash Drives

- Larger flash memory can be developed by replacing the hard disk-drive.
- > The flash drives are designed to fully emulate the hard disk.
- > The flash drives are solid state electronic devices that have no movable parts.

Advantages:

- They have shorter seek & access time which results in faster response.
 They have low power consumption. .'. they are attractive for battery driven application.
- 3) They are insensitive to vibration.

Disadvantages:

- 1) The capacity of flash drive (<1GB) is less than hard disk (>1GB).
- 2) It leads to higher cost per bit.
- 3) Flash memory will weaken after it has been written a number of times (typically at least 1 million times).