USN										
-----	--	--	--	--	--	--	--	--	--	--



Internal Assesment Test - I

Sub:	ANALOG ELECTRONIC CIRCUITS Code							e:	17EE34		
Date:	08/09/2018 Duration: 90 mins Max Marks: 50 Sem: 3 rd Brand							ch:	EEE		
	Answer For FIFTY marks										
								Mark	rks OBE CO RBT		
	Analyse the circuit a figure, Provided V _m				o) of the + - v _o + -	e circuit	show	n in	5	CO1	L3
	Analyse the circuit a figure.	and draw the	pattern o	f the output (V	o)of the	e circuit	show	'n in	5	CO1	L3
	What are the different biasing circuits? Find the expression for stability factor S(I _{CBO}) of each biasing circuit?								10	CO2	L2
3.	Draw the circuit of voltage divider bias circuit. The circuit parameters are, $V_{cc} = 10V$, $R_2 = 17 \text{ k}\Omega$, $R_1 = 83 \text{ k}\Omega$, $R_c = 2 \text{ k}\Omega$, $R_E = 0.5 \text{ k}\Omega$, find Q-point and terminal voltages. The transistor has $\beta = 100$ and $V_{BE} = 0.7V$						10	CO2	L3		
4a.	Explain the reasons for instability of Operating point.							5	CO2	L2	
	Describe procedure to find the Q-point of a BJT circuit.							5	CO2	L2	
	Mention the applications of clippers and clampers.						5	CO1	L1		
	Design emitter bias $I_{c(sat)}=10\text{mA}$, $I_{CQ}=0$ $\beta=100$	_	-			n transi	stor w	rith	5	CO2	L3
	Design a voltage di I _c = 2mA,V _{CE} =5V, β						= 5		10	CO2	L3