

Internal Assessment Test - I

Sub:	DIGITAL SYSTEM DESIGN						Code:	17EE35		
Date:	10/09/2018	Duration:	90 mins	Max Marks:	50	Sem:	3 <sup>rd</sup>	Branch:	EEE	
Answer For FIFTY marks										
								Marks	OBE	
									CO	RBT
1.	Solve four variable Quine McCluskey minimization techniques. $S=f(w, x, y, z)=\sum(1,3,13,15)+d(8,9,10,11)$						10	CO1	L3	
2.	Simplify the Boolean expression using a 3-variable VEM, with 'd' as MEV $F(a, b, c, d)=\sum(2,9,10,11,13,14,15)$						10	CO1	L3	
3.	Define Combinational logic. Solve the following Boolean equation using four variable Karnaugh map and implement the simplified equation using minimum number of logic gates. $A=f(w, x, y, z)=\pi(2,3,8,9,10,11,12,13,14,15)$						10	CO1	L2	
4.	What are Multiplexers? Implement the function using i) 8:1 multiplexer with a, b, c as select lines. ii) 4:1 multiplexer with a, b as select lines. $F=f(a, b, c, d)=\sum(0,1,5,6,7,9,10,15)$						10	CO2	L2	
5.	What is a decoder? Design a keypad interface to a digital system using 10 line BCD encoder.						10	CO2	L2	
6.	What is the problem associated with the parallel adder? Explain the method of correcting it, with suitable circuit equations.						10	CO2	L4	

\*\*\*\*\*All the Best\*\*\*\*\*

Internal Assessment Test-1  
 sub: Digital system Design (17EE35)  
 solution

Q.1  
 $S = f(w, x, y, z) = \sum (1, 3, 13, 15) + \sum d (8, 9, 10, 11)$

INPUT				OUTPUT	step 1:		variables			
w	x	y	z	S	Group	Minterm	w	x	y	z
0	0	0	0	0	1	1	0	0	0	1 ✓
0	0	0	1	1	1	8*	1	0	0	0 ✓
0	0	1	0	0	2	3	0	0	1	1 ✓
0	0	1	1	1	2	9*	1	0	0	1 ✓
0	1	0	0	0	2	10*	1	0	1	0 ✓
0	1	0	1	0	2	11*	1	0	1	1 ✓
0	1	1	0	0	3	13	1	1	0	1 ✓
0	1	1	1	0	3	15	1	1	1	1 ✓
1	0	0	0	d	4					
1	0	0	1	d						
1	0	1	0	d						
1	0	1	1	d						
1	1	0	0	0						
1	1	0	1	1						
1	1	1	0	0						
1	1	1	1	1						

step 2:		variables			
Group	Minterm	w	x	y	z
1	1, 3	0	0	-	1
1	1, 9*	-	0	0	1
1	8*, 9*	1	0	0	-
1	8*, 10*	1	0	-	0
2	3, 11*	-	0	1	1
2	9, 11*	1	0	-	1
2	9, 13	1	-	0	1
2	10*, 11*	1	0	1	-
3	11*, 15	1	-	1	1
3	13, 15	1	1	-	1

step 3:

Group	Minterms	variables			
		w	x	y	z
1	1, 3, 9, 11	-	0	-	1
1	8, 9, 10, 11	1	0	-	-
2	9, 13, 11, 15	1	-	-	1

step 4:

PI Term	Decimal	Minterms
$x'z$	1, 3, 9, 11	2, 3, 13, 15
$wz$	9, 11, 13, 15	


$$S = x'z + wz$$

Q.2

$$F = f(a, b, c, d) = \Sigma(2, 9, 10, 11, 13, 14, 15)$$


Decimal term	MEV	std	variables				output
			a	b	c	d (MEV)	
0	0	0	0	0	0	0	0
0	1	1	0	0	0	1	0
1	2	2	0	0	1	0	1
1	3	3	0	0	1	1	0
2	4	4	0	1	0	0	0
2	5	5	0	1	0	1	0
3	6	6	0	1	1	0	0
3	7	7	0	1	1	1	0
4	8	8	1	0	0	0	0
4	9	9	1	0	0	1	1
5	10	10	1	0	1	0	1
5	11	11	1	0	1	1	1
6	12	12	1	1	0	0	0
6	13	13	1	1	0	1	1
7	14	14	1	1	1	0	1
7	15	15	1	1	1	1	1

9 K-MAP For MEV(d)




$$= ad + ac + a'cd'$$

Q.3 Logic circuits without feedback from output to the input (constructed from a functionally complete gate set) are said to be combinational.



$$A = f(w, x, y, z) = \sum (0, 1, 5, 6, 7, 11) = \bar{1}$$

$$= \prod (2, 3, 8, 9, 10, 11, 12, 13, 14, 15)$$




Q.4 Multiplexer select single data line from several data-input lines and the data from the selected data line would be available on the output.

The selection of a particular input line is controlled by a set of selection lines.


ii) 8:1 MUX

decimal digit	a	b	c	d	OUTPUT
0	0	0	0	0	1
1	0	0	0	1	1
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	1
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	1
10	1	0	1	0	1
11	1	0	1	1	0
12	1	1	0	0	0
13	1	1	0	1	0
14	1	1	1	0	0
15	1	1	1	1	1




ii) 4:1 MUX

	$\bar{c}\bar{d}$	$\bar{c}d$	$c\bar{d}$	$cd$	
I <sub>0</sub>	0	1	2	3	$\bar{c}$
I <sub>1</sub>	4	5	6	7	$c+d$
I <sub>2</sub>	8	9	10	11	$\bar{c}d+c\bar{d} = c\oplus d$
I <sub>3</sub>	12	13	14	15	$cd$




Q.5. Decoder is a multiple-input, multiple-output logic circuit which converts coded inputs into coded output where the input and output codes are different.



Q.6. In parallel adder carry output of each full-adder stage is connected to the carry input of the next higher-order stage. The sum and carry outputs of any stage cannot be produced until the input carry occurs. This leads to a time delay in addition process. This is known as carry propagation delay.

speeding up this, by eliminating inter stage <sup>carry</sup> delay is called look ahead-carry addition. It uses two functions: carry generate and carry propagate



## Truth Table for carry

A	B	$C_i$	C
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$C_0 = A \cdot B + (A \oplus B) \cdot C_{in}$$

carry Gen.
carry PRO.

$$C_i = G_i + P_i C_{i-1}$$

When  $i=0$

$$C_0 = G_0 + P_0 \cdot C_{-1} \quad \text{--- (1)}$$

$i=1$

$$\begin{aligned} C_1 &= G_1 + P_1 \cdot C_0 \\ &= G_1 + P_1 (G_0 + P_0 C_{-1}) \\ &= G_1 + P_1 G_0 + P_1 \cdot P_0 C_{-1} \quad \text{--- (2)} \end{aligned}$$


$i=2$

$$\begin{aligned} C_2 &= G_2 + P_2 \cdot C_1 \\ &= G_2 + P_2 (G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_{-1}) \\ &= G_2 + P_2 G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_{-1} \quad \text{--- (3)} \end{aligned}$$

$i=3$

$$\begin{aligned} C_3 &= G_3 + P_3 \cdot C_2 = G_3 + P_3 (G_2 + P_2 G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 P_1 P_0 C_{-1}) \\ &= G_3 + P_3 G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 C_{-1} \quad \text{--- (4)} \end{aligned}$$

carry out is depend on numbers and  $C_{in}$ . so addition is speed up. and delay is reduced.



$S_3 = p_3 \oplus c_2$   
 $S_2 = p_2 \oplus c_1$   
 $S_1 = p_1 \oplus c_0$   
 $S_0 = p_0 \oplus c_{-1}$