




Internal Assessment Test - II

Sub:	ANALOG ELECTRONIC CIRCUITS					Code:	17EE34			
Date:	16/10/2018	Duration:	90 mins	Max Marks:	50	Sem:	3 rd	Branch:	EEE	
Answer For FIFTY marks										
								Marks	OBE	
									CO	RBT
1a.	Explain the DC analysis of collector feedback bias configuration.					5	CO2	L2		
1b.	For Fig(a), find Q-point. Take $V_{CC} = 10V$, $R_C = 1\text{ k}\Omega$, $R_E = 0.5\text{ k}\Omega$, $\beta = 50$ and $V_{BE} = 0.7V$					5	CO2	L3		
										
										
2a.	Explain the operation of transistor as a switch with the help of neat circuit diagram and waveforms.					6	CO3	L2		
2b.	For the circuit shown in figure(b), calculate the value of R_B that saturates the transistor when $V_i = 5V$, Given that $R_C = 1\text{ k}\Omega$, $\beta = 100$, $V_{CC} = 5V$, $V_{CE(SAT)} = 0.2V$					4	CO3	L3		
3a.	For fixed bias circuit, derive expressions for S_{ICO} and S_{VBE} .					4	CO2	L2		
3b.	For the voltage divider bias circuit, $R_C = 1\text{ k}\Omega$, $R_E = 470\Omega$, $R_1 = 10\text{ k}\Omega$, $R_2 = 5\text{ k}\Omega$, $\beta = 100$. Determine the stability factor S_{ICO} .					6	CO2	L3		
4.	Draw the circuit of common emitter amplifier with voltage divider biasing. Derive the expression for current gain, voltage gain, input and output impedance using model.					10	CO2	L2		
5.	For the emitter follower network shown below, determine (a) r_e (b) Z_i (c) Z_o (d) A_v (e) A_i					10	CO2	L3		
										
6.	Explain hybrid equivalent model for transistor. Develop h-parameter model for a transistor in CE and CB modes.					10	CO2	L2		

