

USN []



Internal Assessment Test 1 – Sept. 2018

Sub:	Digital Electronics				Sub Code:	17EC34	Branch:	ECE/TCE
Date:	08/09/2018	Duration:	90 mins	Max Marks:	50	Sem / Sec:	III – A, B, C	OBE
<u>Answer any FIVE FULL Questions</u>								
1	Define: i) Literal ii) Canonical SOP iii) Maxterm iv) Essential Prime Implicant v) Prime Implicant					[10]	CO1	L2
	Convert the following Boolean function into: $X=f(a, b, c) = (a' + b)(b + c')$ minterm canonical form. $Y=f(x, y, z) = x + x' z' (y + z')$ maxterm canonical form.							
2	Identify essential prime implicants of following function using k-map. $Y= \sum (1,3,5,7,8,10,12,13,14) + \sum d (4,6,15)$ $Y= \pi (0,1,4,5,8,9,11) + \pi d (2, 10)$					[10]	CO1	L3
3	Why do we need minimization? State the advantages of minimization. Implement Full adder and Full Subtractor using NAND gates only.					[10]	CO1	L3
4	Find minimal sum for following Boolean function using Quine-McClusky method: $f(a,b,c,d) = \sum m(7,9,12,13,14,15) + d.c(4,11)$					[10]	CO1	L3

USN []



Internal Assessment Test 1 – Sept. 2018

Sub:	Digital Electronics				Sub Code:	17EC34	Branch:	ECE/TCE
Date:	08/09/2018	Duration:	90 mins	Max Marks:	50	Sem / Sec:	III – A, B, C	OBE
<u>Answer any FIVE FULL Questions</u>								
1	Define: i) Literal ii) Canonical SOP iii) Maxterm iv) Essential Prime Implicant v) Prime Implicant					[10]	CO1	L2
	Convert the following Boolean function into: $X=f(a, b, c) = (a' + b)(b + c')$ minterm canonical form. $Y=f(x, y, z) = x + x' z' (y + z')$ maxterm canonical form.							
2	Identify essential prime implicants of following function using k-map. $Y= \sum (1,3,5,7,8,10,12,13,14) + \sum d (4,6,15)$ $Y= \pi (0,1,4,5,8,9,11) + \pi d (2, 10)$					[10]	CO1	L3
3	Why do we need minimization? State the advantages of minimization. Implement Full adder and Full Subtractor using NAND gates only.					[10]	CO1	L3
4	Find minimal sum for following Boolean function using Quine-McClusky method: $f(a,b,c,d) = \sum m(7,9,12,13,14,15) + d.c(4,11)$					[10]	CO1	L3

5. Why is Q-M Method preferred to K-Maps? Why is Gray Code used in K-Maps? Implement Full Subtractor using 4x1 Multiplexers.	[10]	CO1	L4
6. Find E.P.I and solve using Quine-McClusky method: $Y(P,Q,R,S) = \pi M(0,1,4,5,9,13)$	[10]	CO1	L3
7. Define combinational circuits. State the difference between combinational and sequential circuits with examples. Define multiplexer. Draw the internal diagram of 8:1 mux.	[10]	CO2	L4

5. Why is Q-M Method preferred to K-Maps? Why is Gray Code used in K-Maps? Implement Full Subtractor using 4x1 Multiplexers.	[10]	CO1	L4
6. Find E.P.I and solve using Quine-McClusky method: $Y(P,Q,R,S) = \pi M(0,1,4,5,9,13)$	[10]	CO1	L3
7. Define combinational circuits. State the difference between combinational and sequential circuits with examples. Define multiplexer. Draw the internal diagram of 8:1 mux.	[10]	CO2	L4

CMRIT

IAT-1 SOLUTION

Sub:- Digital Electronics

Sub Code:- 17 EC 34

Ques 1 - **i**) Literal:- A literal is a single variable within a term which may or may not be complemented.

ii) Canonical SOP:- Boolean functions expressed as sum of product terms such that each product term contains all the variables is termed as Canonical SOP form.

iii) Maxterm:- Maxterm is sum of all literals.

iv) Essential Prime Implicant:- A prime implicant on a Karnaugh map which covers at least one minterm which is not covered by any other prime implicant.

Q) Prime Implicant: \Rightarrow Prime Implicant is a product term obtained by combining the maximum possible number of adjacent squares in the map.

$X = f(a, b, c) = (a' + b)(b + c')$ \rightarrow Convert into minterm Canonical form

$$\begin{aligned}
 & (a' + b)(b + c') \\
 &= (a' + b + c \cdot c')(a \cdot a' + b + c') \\
 &= (a' + b + c)(a' + b + c')(a + b + c')(a' + b + c') \\
 &= \begin{matrix} 100 & 101 & 001 & 101 \end{matrix} \\
 &= \pi M(1, 4, 5) \\
 &= \sum m(0, 2, 5, 6, 7) \\
 &= \bar{a}\bar{b}\bar{c} + \bar{a}b\bar{c} + \bar{a}bc + ab\bar{c} + abc
 \end{aligned}$$

$$Y = f(a, b, c) =$$

(2)

$$Y = f(x, y, z) = x + x'z'(y+z') \text{ - convert P into}\\ \text{maxterm canonical form.}$$

$$= x + x'z'y + x'z'z'$$

$$= x + x'z'y + x'z'$$

$$= \cancel{x} \cdot (y+y')(z+z') + x'z'y + x'z'(y+y')$$

$$= (xy+xy')(z+z') + x'z'y + x'z'y + x'z'y'$$

$$= xyz + xyz' + xy'z + xy'z' + x'z'y + x'z'y + x'z'y'$$

$$= xyz + xyz' + xy'z + xy'z' + xy'z' + x'z'y'$$

111 110 101 100 010 000

$$= \Sigma m(0, 2, 4, 5, 6, 7)$$

$$= \pi M(1, 3)$$

$$= \cancel{(x+y+z')} (x+y'+z')$$

$$Y = \Sigma (1, 3, 5, 7, 8, 10, 12, 13, 14) + \delta(4, 6, 15)$$

Ques 2

		CD		00		01		11		10	
		A	B	0	0	1	1	1	1	1	2
		0	0	0	X	1	1	1	1	X	
		0	1	X	1	1	1	1	1	X	
		1	1	1	1	1	1	1	1	1	X
		1	0	X	1	1	1	1	1	1	1

$$EPJ = B, AD', A'D$$

Ans

(3)

Ques 2.

$$Y = \pi(0, 1, 4, 5, 8, 9, 11) + \pi d(2, 10)$$

PI .

AB	CD	00	01	11	10
00		0	0		X
01		0	0		
11		12	13	15	14
10		0	0	0	X

EPI

$$EPI = (A+C), (A'+B)$$

Digitized by srujanika@gmail.com


Ques 5. Why we need minimization?

- It reduces number of logic gates required.
- It increases the speed of operation.
- It decreases power dissipation.
- Complexity of circuit becomes less.

Implementation of full Adder using NAND gates.


$$\text{Sum} = A \oplus B \oplus C$$

$$\text{Carry} = C[A \oplus B] + AB$$



Implementation of full subtractor using NAND gates

$$\text{Difference} = A \oplus B \oplus C, \text{ Borrow} = C[A \ominus B] + \overline{AB}$$



(4)

Ques 4. $f(a, b, c, d) = \sum m(4, 9, 12, 13, 14, 15) + d(4, 11)$

Step 1

	Binary Value	<u>Step 2</u> Group	Binary Value
4	01 00	4	01 00 ✓
7	01 11	9	1 0 0 1 ✓
9	1 0 0 1	12	1 1 0 0 ✓
11	1 0 1 1	7	0 1 1 1 ✓
12	1 1 0 0	11	1 0 1 1 ✓
13	1 1 0 1	13	1 1 0 1 ✓
14	1 1 1 0	14	1 1 1 0 ✓
15	1 1 1 1	15	1 1 1 1 ✓

Step 3

Group	Binary Value
4, 12	- 1 0 0 ^{PI} X
9, 11	1 0 - 1 ✓
9, 13	1 - 0 1 ✓
12, 13	1 1 0 - ✓
12, 14	1 1 - 0 ✓
7, 15	- 1 1 1 ^{PI} X
11, 15	1 - 1 1 ✓
13, 15	1 1 - 1 ✓
14, 15	1 1 1 - ✓

Step 4

Group	Binary Value
9, 11, 13, 15	1 -- 1] AD
9, 11, 13, 15	1 -- 1] (PI)
12, 13, 14, 15	1 1 - -] AB
12, 14, 13, 15	1 1 - -] (PI)

PI	7	9	12	13	14	15.
BC'D'			X			
BCD	(X)					X
AD		(X)		X		X
AB			X	X	(X)	X

$$f = AB + AD + BCD$$

Ques.5 :- Why is Q-M method preferred to K-map?

Ans → If the variables are more than five then the simplification using K-map becomes too difficult. Quine - McClusky method is based on automatic or computer driven simplification routine. So this method can be programmed in system for minimization of complex function involving large number of variables. K-map is graphical method of pairing minterms hence it is quite tough to program in system as it depends on visualization.

Ques 5 - why is Gray Code used in K-maps? (5)

Ans - Gray Code sequence only changes one binary bit as we go from one number to the next in the sequence, unlike binary. That means that adjacent cells will only vary by one bit, or boolean variable. This is what we need to organize the outputs of a logic function so that we may view commonality.

Ques 6. $f(P, Q, R, S) = \pi M(0, 1, 4, 5, 9, 15)$

<u>Step 1</u>	Binary Value
0	0000
1	0001
4	0100
5	0101
9	1001
13	1101

<u>Step 2</u>	Groups	Binary Value
0	0	0000 ✓
1	1	0001 ✓
4	4	0100 ✓
5	5	0101 ✓
9	9	1001 ✓
13	13	1101 ✓

<u>Step 3</u>	Group	Binary Value
0, 1	000 -	✓
0, 4	0 - 00	✓
4, 5	010 -	✓
1, 9	- 001	✓
1, 5	0 - 01	✓
5, 13	- 101	✓
9, 13	1 - 01	✓

<u>Step 4</u>	Group	Binary Value
0, 1, 4, 5	0 - 0 -	→ 0 - 0 -
0, 4, 1, 5	0 - 0 -	→ 0 - 0 -
1, 5, 9, 13	- - 01	7
1, 9, 5, 13	- - 01	→ - - 01

flip-flop

PI chart.

	0	1	4	5	9	13
(P+R)	(X)	X	X	X		
(R+S')		X		X	(X)	(X)

EPI \rightarrow (P+R), (R+S')

final expression

Ques 4



Combination circuits: \rightarrow logic circuits without feedback from output to the input, constructed from a functionally complete gate set, are said to be combinational.

	Combinational circuits	Sequential circuits
\Rightarrow	Present output depends only on present input.	\Rightarrow Present output depends only on present input and previous output.
\Rightarrow	No feedback	\Rightarrow with feedback
\Rightarrow	It has no memory block	\Rightarrow It has memory
\Rightarrow	E.g.: Adders, Encoders, Decoders, Mux, etc.	\Rightarrow E.g. \Rightarrow flip-flop Register, Counter.

Multiplexer \Rightarrow A multiplexer is a combinational circuit that connects one of n inputs to a single output line, so that the logical value of the input is transferred to the output.

The one of n inputs selection is determined by m select inputs, where $m = 2^m$.

8×1 Mux Internal Diagram



Q5. Implement full subtractor using 4×1 Mux.

A	B	C	Diff.	Borrow
I ₀ { 0 0 0	0	0	0 ↗ C	0 ↗ C
			1 ↗ C	1 ↗ C
I ₁ { 0 1 0	1	0	1 ↗ C	1 ↗ 1
			0 ↗ C	1 ↗ 1
I ₂ { 1 0 0	0	0	1 ↗ C	0 ↗ 0
			0 ↗ C	0 ↗ 0
I ₃ { 1 1 0	0	1	0 ↗ C	0 ↗ C
			1 ↗ C	1 ↗ C

