


Q] Half adder: It is a combinational circuit which accepts two input and add the binary information produces two outputs i.e sum and carry.


9



* Truth-table

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

* Representation




* Logical Expression

$$Y = A \oplus B = \bar{A}B + B\bar{A} = \text{Sum}$$

$$\text{Carry} = AB$$

Full Adder using two half adder and an OR gate



A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Logical expression

$$\begin{aligned}
 \text{Sum: } Y &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\
 &= \bar{A}(\bar{B}C + B\bar{C}) + A(\bar{B}\bar{C} + BC) \\
 &= \bar{A}(B \oplus C) + A(\overline{B \oplus C})
 \end{aligned}$$

let us take $\bar{A} = x$ $B \oplus C = y$

$$= x\bar{y} + \bar{x}y$$

$$= x \oplus y$$

$$\Rightarrow \bar{A} \oplus (B \oplus C) \Rightarrow \text{Sum} = A \oplus B \oplus C$$

Carry

$$Y = \bar{A}BC + A\bar{B}C + AB\bar{C} + ABC$$

$$= C(\bar{A}B + \bar{B}A) + AB(\bar{C} + C)$$

$$= C(A \oplus B) + AB \Rightarrow \text{Carry}$$

Full adder :- It is a ~~dec~~ combinational circuit which accepts three input signal and produces a ~~single~~ 2 output i.e. sum and carry.


* The circuit is consists of 2 half adder and an OR gate.

5) a) RS flip flop

RS flip flop is a sequential circuit which requires a clock as one of the input and which produces 2 output.

The outputs are always complement to each other.

logic diagram.



Truth table.

clk	S	R	Q	Q _{n+1}	State
0	X	X	0 → 0	0	N.C
0	X	X	1 → 1	1	
↑	0	0	0 → 0	0	No change
↑	0	0	1 → 1	1	
↑	1	0	0 → 1	1	Set
↑	1	0	1 → 1	1	
↑	0	1	0 → 0	0	Reset
↑	0	1	1 → 0	0	
↑	1	1	0 → X	X	Invalid
↑	1	1	1 → X	X	

memory

Case 1 when clk is not applied.

Whatever be the value of S R it remains to be the same.

Case 2: when clock is applied when the

$S=R=0$ the output remains the same.

That is the memory condition.

Case 2: when $S=1$ ($R=0$) then it is the set condition and output turns to be 1.

$\begin{matrix} S & R & Q_n & Q_{n+1} \\ 1 & 0 & 0 & \rightarrow 1 \end{matrix}$

$\begin{matrix} 1 & 0 & 1 & \rightarrow 1 \end{matrix}$

Case 3: when $S=0$ ($R=1$) then it is reset condition and output turns to be 0

$\begin{matrix} S & R & Q_n & Q_{n+1} \\ 0 & 1 & 0 & \rightarrow 0 \end{matrix}$


$\begin{matrix} 0 & 1 & 1 & \rightarrow 0 \end{matrix}$




Case 4 - When both the ϕ input are 1 then it is Invalid condition that we can't predict the output

S	R	Q_n	Q_{n+1}	} Invalid.
1	1	0	\rightarrow X	
1	1	1	\rightarrow X	

Timing diagram



1 Ans



VI Characteristic in forward bias

The forward bias characteristic of a p-n junction diode is shown in the 1st quadrant because both forward voltage and current is +ve.

It can be divided into two parts

1) from 0 to A.

From 0 to A the forward current is very less or almost equal to zero. Because the applied voltage is less than the barrier potential which is denoted by V_g .

ii) from A to B.

point A is called knee because as soon as the applied voltage crosses the barrier potential the current in forward bias increases exponentially.

Such a voltage is called knee voltage or cut off voltage.

VI characteristic in reverse bias

The reverse bias characteristic of a p-n junction diode is shown in 3rd quadrant because both reverse voltage and reverse current is negative.

As the voltage is applied in reverse bias first the current increases slowly but very less.

Then from C to D the current remains constant for the applied increase in voltage.

This current is called reverse saturation current.

At point D when the breakdown of p-n junction takes place due to increase in reverse voltage, it is called reverse breakdown.

At this point current through reverse bias increases drastically with almost no increase in voltage.

Diode Approximation


① Ideal diode

A diode in which cut off voltage is zero.






An ideal diode in forward bias acts as a wire of $R=0$.

An ideal diode in reverse bias acts as short circuit of $R=\infty$.





② Approximate diode

No diode is ideal. Every diode has some resistance or cut off voltage.



③ Piecewise linear approximation

It also has a dynamic resistance and then the current increases.



4. i) $(DACFE)_{16} \rightarrow ()_8$

$$\begin{aligned}
 & (DACFE)_{16} \\
 & = (010100010010001110110)_2 \\
 & = \overbrace{001010001001000110}^{(3326376)_8} \overbrace{110011111111}^{(110110101100111111)_2} \\
 & = (\cancel{1222164})_8
 \end{aligned}$$

ii) $(834.446)_8 = ()_{10}$

$$\begin{aligned}
 & = 8 \times 8^2 + 3 \times 8^1 + 4 \times 8^0 + 4 \times 8^{-1} + 4 \times 8^{-2} + 6 \times 8^{-3} \\
 & = 8 \times 64 + 3 \times 8 + 4 + \frac{4}{8} + \frac{4}{64} + \frac{6}{512} \\
 & = 512 + 24 + 4 + 0.5 + 0.0625 + 0.01171875 \\
 & = (\cancel{540.5742188})_{10}
 \end{aligned}$$

iii) $(9144.675)_{10} \rightarrow ()_2 \rightarrow ()_{16}$

2	9144	0
2	4572	0
2	2286	0
2	1143	1
2	571	1
2	285	1
2	142	0
2	71	1
2	35	1
2	17	1
2	8	0
2	4	0
2	2	0
	1	

$$\begin{aligned}
 0.675 \times 2 &= 1.35 \\
 0.35 \times 2 &= 0.7 \\
 0.7 \times 2 &= 1.4 \\
 0.4 \times 2 &= 0.8 \\
 0.8 \times 2 &= 1.6 \\
 0.6 \times 2 &= 1.2 \\
 0.2 \times 2 &= 0.4
 \end{aligned}$$

$$= (10001110111000 \cdot 1010110)_2$$

$$\underline{0010001110111000} \cdot \underline{10101100}$$

~~$$AB (23B8 \cdot AC)_{16}$$~~

2

$$iv) (10101 \cdot 11011)_2 = ()_8$$

$$\underline{010101} \cdot \underline{110110}$$

$$(25 \cdot 66)_8$$

2

$$v) (9FAC \cdot 58B)_6 = ()_{10}$$

$$= 9 \times 16^3 + 15 \times 16^2 + 10 \times 16^1 + 12 \times 16^0 + 5 \times 16^{-1} + 8 \times 16^{-2} + 11 \times 16^{-3}$$



$$= 9 \times 4096 + 15 \times 256 + 10 \times 16 + 12 + \frac{5}{16} + \frac{8}{256} + \frac{11}{4096}$$


$$= 9 \times 4096 + 15 \times 256 + 10 \times 16 + 12 + 0.3125 + 0.03125 + 2.6855 \times 10^{-3}$$

$$36864 + 3840 + 172.3464355$$

$$= (40876.34644)_{10}$$

a) A rectifier is a device which converts ac signal into dc signal.





$$V_o = V_m \sin \omega t$$

$$I_o = I_m \sin \omega t$$

Working

When an ac signal is passed then for 0 to π A is +ve and B is ~~the~~ -ve which means the diode is forward bias and current passed. For π to 2π A is -ve and B is +ve which means the diode is reverse bias and "no current" passes to it.

for 0 to π $V_o = V_m \sin \omega t$ $I_o = I_m \sin \omega t$

for π to 2π $V_o = 0$ $I_o = 0$

and this goes on.

$$\begin{aligned}
 b) I_{dc} &= \frac{1}{2\pi} \int_0^{2\pi} I_m \sin \omega t \, d\omega t \\
 &= \frac{I_m}{2\pi} \left[\int_0^{\pi} \sin \omega t \, dt + \int_{\pi}^{2\pi} \sin \omega t \, dt \right] \\
 &= \frac{I_m}{2\pi} \int_0^{\pi} \sin \omega t \, dt \\
 &= -\frac{I_m}{2\pi} [\cos \omega t]_0^{\pi} \\
 &= -\frac{I_m}{2\pi} (\cos \pi - \cos 0) \\
 &= -\frac{I_m}{2\pi} [-1 - 1] \\
 &= -\frac{I_m}{2\pi} (-2)
 \end{aligned}$$

$$I_{dc} = \frac{I_m}{\pi}$$

$$\begin{aligned}
 V_{dc} &= I_{dc} \times R_L \\
 &= \frac{I_m R_L}{\pi}
 \end{aligned}$$

$$V_{dc} = \frac{R_L I_m}{\pi}$$

$$I_{\text{rms}} = \sqrt{\frac{1}{2\pi} \int_0^{2\pi} I_0^2 dt}$$

$$= \frac{1}{\sqrt{2\pi}} \sqrt{\int_0^{2\pi} I_m^2 \sin^2 \omega t dt}$$

$$= \frac{I_m}{\sqrt{2\pi}} \int_0^{2\pi} \sin^2 \omega t dt$$

$$= \frac{I_m}{\sqrt{2\pi}} \left[\int_0^{\pi} \sin^2 \omega t dt + \int_{\pi}^{2\pi} \sin^2 \omega t dt \right]$$

$$= \frac{I_m}{\sqrt{2\pi}} \int_0^{\pi} \frac{1 - \cos 2\omega t}{2} dt$$

$$= \frac{I_m}{\sqrt{2\pi}} \left[\int_0^{\pi} \frac{1}{2} dt - \int_0^{\pi} \frac{\cos 2\omega t}{2} dt \right]$$

$$= \frac{I_m}{\sqrt{2\pi}} \left[\frac{1}{2} \pi - \left[\frac{\sin 2\omega t}{2} \right]_0^{\pi} \right]$$

$$= \frac{I_m}{\sqrt{2\pi}} \times \frac{\pi}{2}$$

$$I_{\text{rms}} = \frac{I_m}{2}$$



a) A counter is a sequential circuit which counts the number of clock pulses given to the J-K flip flop.

Serial asynchronous counter

no. of flip flop = 3 (n)

no. of states = $2^n = 2^3 = 8$

max^m no. of counts it can go = $2^n - 1 = 8 - 1 = 7$




3 bit asynchronous counter means clock is given to the first JK flip flop and the output of first flip flop becomes the clock for next. Q_0 is the LSB and Q_2 is the MSB.

After 7 states of counter the counter comes back to initial state.

For each clock pulse the counter goes to next state.

The first state is $(0,0,0)$ and the last is $(1,1,1)$.

b)



Network Switching

~~Mobile~~ GSM → Group Service Mobile is the 2nd Generation of Mobile network.

The area is divided into different small areas called cell.

~~MSC~~ MSC → Mobile Service Switching Centre.

SIM → Subscriber Identity Module.

ME → Mobile Equipment.

~~BT~~ SIM identifies the signal and passes it further.

The second part consists of BTS (Base Transceiver Station) and BSC (Base Station Controller) which has its own transmitter and receiver and which provides communication b/w mobile network and MSC.

The network switching is the main part of mobile network. It consists of different registers. It provides main control.

HLR → Home Location Register.

consists of all the info of all subscribers.

VLR → Visitor Location Register.

It selects info from HLR and provide it to subscriber.

EIR → equipment identity Register
 It decides whether the mobile is of given network or not.


AUC → It has the authentication database of the user SIM card.



7. a) Multiplexer is a combination circuit which accepts multiple signals but gives output in a single signal. It is also called (MUX) and data selector.

It is of various types:
 2x1, 4x1, 8x1, 6x1

4x1



$n \rightarrow$ no. of input.

$$n = 2^m$$

$m \rightarrow$ no. of select lines

$$4 = 2^2$$


2 select lines are present in 4x1

S_0	S_1	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

$$Y = \bar{S}_0 \bar{S}_1 I_0 + \bar{S}_0 S_1 I_1 + S_0 \bar{S}_1 I_2 + S_0 S_1 I_3$$

Select lines select the input and gives them as output.

~~Complete~~



If S_0 is selected 1st and S_1 is selected next then output is 0,1 which is I_1 .

If S_0 is selected twice then the output is $(0,0)$ when is I_0 and so on.


This is the way it works.

b) A J K flip flop can store only 1 bit of information. when we have to store more than 1 bit of info than we combine ~~or~~ many J K flip flop called registers.


When a register can shift info from left to right or right to left is called shift register.
SISO - Serial Input Serial Output.


4 bit shift register

No. of flip flop used is 4.
(MSB) (LSB)
(1, 1, 1, 1)



It is synchronous. clock is given to every flip flop.
D flip flop is used.





First LSB information is passed and then the data moves on shifting. Each J/K flip flop works one by one. First the 1st J/K works then the 2nd and so on. Finally all the data shifts and we get (1, 1, 1, 1) as our output.

Qs

USN	1	C	R							
-----	---	---	---	--	--	--	--	--	--	--

Internal Assessment Test - I

Sub:	Basic Electronics						Code:	18ELN14	
Date:	17/10 / 2018	Duration:	90 mins	Max Marks:	50	Sem:	I	SEC:	I,J,K,L,M,N,O

Answer Any **FIVE FULL** Questions

	Marks	OBE		
		CO	RBT	
1	Draw and explain V-I Characteristics of Practical PN junction Diode. Also, explain diode Approximate DC equivalent model.	[10]	CO1	L2
2	Explain Half Adder circuit and Realize a Full Adder using two Half Adder and an OR Gate. Write truth table and expression for sum and carry output.	[10]	CO5	L2
3(a)	What is a rectifier? With a neat circuit diagram, explain the working of a half wave rectifier along with relevant waveforms.	[05]	CO2	L2
(b)	Derive the expressions for I_{dc} , V_{dc} , I_{rms} of a half-wave rectifier	[05]	CO5	L3
4	Perform the following Conversions. (i) $(DACFE)_{16} \rightarrow (?)_8$ (ii) $(834.446)_8 \rightarrow (?)_{10}$ (iii) $(9144.675)_{10} \rightarrow (?)_2 \rightarrow ()_{16}$ (iv) $(10101.11011)_2 \rightarrow (?)_8$ (v) $(9FAC.58B)_{16} \rightarrow (?)_{10}$	[10]	CO5	L3
5 (a)	With a logic diagram and truth table, explain the operation of a clocked RS flip- flop.	[05]	CO5	L2
(b)	Simplify the Boolean expression and implement using NAND gate . (i) $Y=AC+ ABC+ A' BC+ AB+ D$ (ii) $Y=A B' C' + A' B' C' + A' B' + A' C'$	[05]	CO5	L3

USN	1	C	R							
-----	---	---	---	--	--	--	--	--	--	--

Internal Assessment Test - III

Sub:	Basic Electronics						Code:	17ELN25	
Date:	23/5 / 2018	Duration:	90 mins	Max Marks:	50	Sem:	II	SEC:	I,J,K,L,M,N,O

Answer Any **FIVE FULL** Questions

	Marks	OBE		
		CO	RBT	
1	Draw and explain V-I Characteristics of Practical PN junction Diode. Also, explain diode Approximate DC equivalent model.	[10]	CO1	L2
2	Explain Half Adder circuit and Realize a Full Adder using two Half Adder and an OR Gate. Write truth table and expression for sum and carry output.	[10]	CO5	L2
3 (a)	What is a rectifier? With a neat circuit diagram, explain the working of a half wave rectifier along with relevant waveforms.	[05]	CO2	L2
(b)	Derive the expressions for I_{dc} , V_{dc} , I_{rms} of a half-wave rectifier.	[05]	CO5	L3
4	Perform the following Conversions. (ii) $(DACFE)_{16} \rightarrow (?)_8$ (ii) $(834.446)_8 \rightarrow (?)_{10}$ (iii) $(9144.675)_{10} \rightarrow (?)_2 \rightarrow ()_{16}$ (iv) $(10101.11011)_2 \rightarrow (?)_8$ (v) $(9FAC.58B)_{16} \rightarrow (?)_{10}$	[10]	CO5	L3
5 (a)	With a logic diagram and truth table, explain the operation of a clocked RS flip- flop.	[05]	CO5	L2
(b)	Simplify the Boolean expression and implement using NAND gate . (i) $Y=AC+ ABC+ A' BC+ AB+ D$ (ii) $Y=A B' C' + A' B' C' + A' B' + A' C'$	[05]	CO5	L3

- 6 (a) What is a counter? With a neat timing and block diagram, explain three bit asynchronous counter operation.
 (b) With a neat block diagram explain GSM system.

[05]	CO5	L2
[05]	CO6	L2
[05]	CO5	L2
[05]	C O5	L2

- 7 (a)What is a multiplexer? Explain the working of 4:1 multiplexer.
 (b) What is a shift register? Explain the working of a 4-bit SISO shift register.

- 6 (a) What is a counter? With a neat timing and block diagram, explain three bit asynchronous counter operation.
 (b) With a neat block diagram explain GSM system.

[05]	CO5	L2
[05]	CO6	L2
[10]	CO5	L2
	CO5	L2

- 7 (a)What is a multiplexer? Explain the working of 4:1 multiplexer.
 (b) What is a shift register? Explain the working of a 4-bit SISO shift register.
