



Half adder! It is a combinational visituit which accepts two input and add the binary in bornation Produces two outputs i.e sum and casery.



71	1300	41170	aure	13 1	
	A	B	Sum	Covery	
	0	0	0	0	-
100	0	1-	1	0	1
	l,	0	1 ->	0	
	1	1	0	713	




\* logical expression ( ) ( ) ( ) ( )

Carry = AB

Fuller Adder using two howbadder and an OR
gate

Alb adder



1	NU	
7	CMR	

	.mk	- 1 w/		1 0 0	Carry
	A	B	Cin	Sum	0
195	0	0	O	18 1.14 1.0	Ohilli
	0	0	l	a sa sa	0
	0	1	0	0	
	Ø	)	Ι.		
	1	0	0	0/	1
	- 1	0	1.1	0/	
	1	7 . Ch	(f) O 170	0	A House
1	, . <b></b>	1	1	<u> </u>	19-21-77

12 7-17

Logical expression

Let us take 
$$\overline{A} = x - \overline{B} \oplus C = y$$

Carry.

regulation with

y to grant the STE

MILO FALLER TOR




Fulladder: Tt. is a dem combinational which accepts there input signal and peroduces asing?

Don't put i.e Sum and casery.


The circuit is consists of a half adder and an

a) RS bupblop RS blip blop is a sequential circuit which sequere a co clock as one of the input and which Produces 2 output. The outputs are always complement to each other . logic diagram ordion of a month

Touth table of D Dnt State	
PART PRO TOTAL PROPERTY OF THE	
CIR S R Q Qn+1 State	
OXXXO-O-ON.C	
1 0 0 0 0-70 No memory	
1 1 0 0-71 Set m soul promit	
1 0 1 0 70 Reset	
TI I OTX Envalid	
Casel when unis not applied.	
what ever be the vame obs R it semains to	pe
the same.	
Casea: when when is applied when the	
8=R=0 the output remains the same.	
That is the memory condition.	
asea: When 6= 101 R=0 1 then it is the se	た
condition and output twens to be!	
10-00-71	
10/1/-> 1/> 1/	
Case 3: when S=0 R=1 then it is sueset con	diri
and output turns to be o	
S R Qn Anti	










point A is called knee encause as soon point A is called knee encause as soon fortuite as the opplied voltage snooses the barrier potential the current in forward hias increases exponentially.

Such a valtage is called knee realtage on cut off realtage.

VI charactivistic un neverse luas The newse hias characteristic of a pn junction diade is shown in 3rd quadwant lucause both neverse voltage and neverse current is As the valtage is applied in runge bias first the current increases slowly lent very less. Then from c to the current elemains constant for the appeired vieneass in voltage this called never salwation current this called never salwation current At point & when the weakdrawn of for junction for takes place due to uniculas in suver vallage, it is called revuse vueakdamen. At this point avount through rewis leias. uncuasis duastically with almost no incuase rin voltage.





Scanned by CamScanner





8

4. 1) (DACFE)16 - ( )8. (DACFE) IL (1101101011001111111 = (6101601001000111010)5 (3 32 6376) 8 = (1/588/10/)8. ii) (834.446); = ()10.  $= 8 \times 8^{2} + 3 \times 8^{1} + 4 \times 8^{0} + 4 \times 8^{-1} + 4 \times 8^{-2} + 6 \times 8^{-3}$  $= 8 \times 6 + 3 \times 8 + 4 + \frac{4}{8} + \frac{4}{64} + \frac{6}{512}$ = 512 + 24 + 4 + 0.5 + 6.0625 + 0.01171875 Acres by Marine and 18 = (540.5742188)10 Louising for the district iii') (9144.675)10 -> ()2 -> ()16 0.675 X 2 = 1.35 = 2 9144/0 0.35 x 2 = 0.7 45720 2286 D.7 x2 = 1.4 1143/1 0.4 x 2 = 0.8 5711 0.8 X2 = (.6 285 / 142/0 7 I 0.2 x 2 = 0.4 35 17 = (1000 1110 111000 . 1010110)8

ivi











b) 
$$Idc = \frac{1}{2\pi} \int_{0}^{2\pi} Im \text{ aim what } dtot$$

$$= \frac{Im}{2\pi} \int_{0}^{2\pi} aim \text{ what } dt + \int_{0}^{2\pi} aim \text{ what } dt = \frac{Im}{2\pi} \int_{0}^{2\pi} aim \text{ what } dt$$






8 bit asynchronaus countre means clack is quen to the final JK flip pap and the output of first fip frop becomes the clack for Po is the USB and P3 is the MSB After 7 states of country the country comes beack to united stales. Top each clack pulse the country gain to herd You frist state is (0,0,0) and the last is (1,11). PSTN SIM BSC ISDN Network Switching

Scanned by CamScanner





GSM - Group Survice Maline is the 2nd Germation of Malila network. The area is dividen into defferent small areas Test & MSC - mount survice smileting Center SIM -> Subscriber Identity Made. MC -> Malily Eauforment. SIM udentifies the signal and passes it freety 12 1 0) Health was in to combination found part to The second parts consists of BIS (Basic Pransvecien, Station) and BSC (Basic Station Controlly) rwhich has it own transmith and ruciem and which I provide comminication b/w mobile network. and MSC. The network suitching is the main part of mobile network the consists of different sugesting the Registre. Here Home Kocation Registre. constates of all the risk of all subscribbers. MRR - Misiton hocation Register

H selects ninfor from HLR and
promide at to supscender.














Scanned by CamScanner

CMR INSTITUTE OF TECHNOLOGY






## Internal Assesment Test - I

			111	icinai Assesinent Te	/St - 1								
Sub:	Basic Electronics Code: 18								18ELN14	8ELN14			
Date:	17/10 / 2018	Duration:	90 mins	Max Marks:	50	Sem:	I	SEC:	I,J,K,L,M,N	1,O			
Answer Any FIVE FULL Questions  Answer Any FIVE FULL Questions  Marks CO RBT CO RBT Draw and explain V-I Characteristics of Practical PN junction Diode. Also, explain diode Approximate DC equivalent model.  Explain Half Adder circuit and Realize a Full Adder using two Half Adder and an OR Gate. Write truth table and expression for sum and carry output.  What is a rectifier? With a neat circuit diagram, explain the working of a half wave rectifier along with relevant waveforms.													
										OI			
1													
2	Explain Half Adder circuit				er and an C	OR			[10]	CO5	L2		
3(a)		neat circuit dia	gram, explain th	ne working of a hal	f wave rect	ifier along	with re	levant	[05]	CO2	L2		
(b)	Derive the expressions for $I_{\mbox{\scriptsize d}}$	lc, Vdc, Irms of a	half-wave rectif	ier					[05]	CO5	L3		
4	Perform the following Cor (i) (DACFE) <sub>16</sub> → (? (iii) (9144.675) <sub>10</sub> → (? (v) (9FAC.58B) <sub>16</sub> →	?) <sub>8</sub> (i ?) <sub>2</sub> -→( ) <sub>16</sub>	i) (834.446) <sub>8</sub> → (iv) (10101.110	* / '					[10]	CO5	L3		
5 (a)	With a logic diagram and t	truth table, exp	plain the operati	ion of a clocked R	S flip- flo	p.			[05]	CO5	L2		
(b)	Simplify the Boolean expr (i) Y=AC+ ABC+ A' B' (ii) Y=A B' C' + A' B'	BC+ AB+ D		NAND gate .					[05]	CO5	L3		

CMR INSTITUTE OF TECHNOLOGY





Internal Assesment Test - III

Sub:	Basic Electronics							Code:	17E	ELN25			
Date:	23/5 / 2018	Duration:	90 mins	Max Marks:	50	Sem:	II	SEC:	I,J,I	K,L,M,N	1,O	Ο,	
			Answer	Any FIVE FULI	Question	S							
										Marks	CO	BE RBT	
1	Draw and explain V-I equivalent model.	Characteristics	of Practical	PN junction Dio	de. Also,	explain o	diode A	pproximate	DC	[10]	CO1	L2	
2	Explain Half Adder circu Gate. Write truth table a				er and an (	OR				[10]	CO5	L2	
3 (a)	What is a rectifier? With waveforms.	a neat circuit d	iagram, explair	the working of a	half wave	rectifier a	long wit	h relevant		[05]	CO2	L2	
(b)	Derive the expressions for	I <sub>dc</sub> , V <sub>dc</sub> , I <sub>rms</sub> of a	half-wave rectif	ier.						[05]	CO5	L3	
4	Perform the following Co	onversions.								[10]	CO5	L3	
	(ii) (DACFE) <sub>16</sub> → (iii) (9144.675) <sub>10</sub> → (v) (9FAC.58B) <sub>16</sub>	(?) <sub>2</sub> -→( ) <sub>16</sub>	i) (834.446) <sub>8</sub> <del>-)</del> (iv) (10101.110	$P(?)_{10}$ $P(?)_{10}$ $P(?)_{10}$ $P(?)_{10}$									
5 (a)	With a logic diagram and	-	-		S flip- flo	p.				[05]	CO5	L2	
(b)	Simplify the Boolean exp (i) Y=AC+ ABC+ A (ii) Y=A B' C' + A' B	BC+ AB+ D		NAND gate .						[05]	CO5	L3	

(b)	With a neat block diagram explain GSM system.	[05]	CO6	L2
7	(a)What is a multiplexer? Explain the working of 4:1 multiplexer.	[05]	CO5	L2
	(b) What is a shift register? Explain the working of a 4-bit SISO shift register.	[05]	C O5	L2
	**********			
6 (a) (b)	What is a counter? With a neat timing and block diagram, explain three bit asynchronous counter operation. With a neat block diagram explain GSM system.	[05] [05]	CO5	L2 L2
7	(a) What is a multiplexer? Explain the working of 4:1 multiplexer.	[10]	CO5	L2
	(b) What is a shift register? Explain the working of a 4-bit SISO shift register.		CO5	L2

[05]

What is a counter? With a neat timing and block diagram, explain three bit asynchronous counter operation.

6 (a)

\*\*\*\*\*\*\*\*\*