

## Integrating Type (DVM) (Voltage to time)



- ① The dual slope DVM based its operation on the principle of voltage to time conversion.
- ② At the start of the cycle the counter is reset and the F/F changes its status to '0'.
- ③ The switch drive now opens  $S_1$  and closes  $S_2$ , then by connecting the I/P voltage, under measurement to the terminals of the integrator ckt.
- ④ The capacitor starts charging and the op.  $e_0$  ~~crosses~~ crosses '0'. The zero comparator generates a pulse which opens the gate.
- ⑤ The pulses from the oscillator ckt start reaching the counter which increment on each pulse.

⑥ The  $i/p$  in this case is integrated for a constant period of time, which ~~in this case~~ is the time it takes for the counter to reach its full count, with its slope being proportional to the magnitude of the  $i/p$ .


⑦. On the next pulse, the counter overflows and the FF changes its state to '1'.

⑧. The switch  $S_1$  now opens  $S_1$  and closes  $S_2$ . This by connecting a  $(-V_e)$  reference voltage to the terminals of the integrator.

⑨. The capacitor now starts discharging and if allowed to discharge completely, with a constant slope proportional to the  $(-V_e)$  reference.

(10), When the capacitor completely discharges ( $e_0 = 0$ ), the zero comparator generates a pulse which closes the gate.

(11), The count stored in the counter circuit now represents the time it takes by the capacitor to discharge completely for a given magnitude of the i/p, which is displayed in terms of voltage under measurement.



During charging  $t =$

$$e_o = -\frac{1}{R_e} \int_0^{t_1} e_i dt = -\frac{e_i t_1}{R_e} \quad \text{--- (1)}$$

During discharging  $t =$


$$e_o = +\frac{1}{R_e} \int_0^{t_2} (-e_r) dt = \frac{-e_r t_2}{R_e} \quad \text{--- (2)}$$

$$\text{(1) - (2) } \Rightarrow$$


$$0 = \frac{-e_i t_1}{R_e} + \frac{e_r t_2}{R_e}$$

$$\Rightarrow 0 = e_r t_2 - e_i t_1$$

$$\Rightarrow \boxed{e_i = \frac{e_r t_2}{t_1}} \quad \text{--- (3)}$$



If the oscillator time period is 'T' and the digital counter indicates  $n_1$  and  $n_2$  counts, respectively



$$i = \frac{dq}{dt}$$

$$q = eV_c$$

$$i = e \frac{dV_c}{dt}$$

$$= e \frac{dV_o}{dt}$$

$$\frac{0 - (-V_m)}{R} = i$$

$$\Rightarrow \frac{V_m}{R} = e \frac{dV_o}{dt}$$

$$\Rightarrow V_o = \frac{1}{Re} \int_0^t V_m dt$$

$$e_i^0 = \frac{\eta_2 T}{\eta_1 T} e_R$$

$$P_0 \Rightarrow e_i^0 = \frac{\eta_2}{\eta_1} e_R$$

But  $\eta_1$  and  $e_R$  are constant

$$k_1 = \frac{e_R}{\eta_1}$$

$$e_i^0 = k_1 \eta_2 \quad \text{--- (4)}$$

$$E_i^0 \propto \eta_2 \quad \text{no. of count,}$$

From eq<sup>n</sup> (3) we can say that the accuracy of the measured voltage is independent of the integrator time constant.


→ Also the time  $t_1$  and  $t_2$  are measured by the count of the clock given by the numbers  $n_1$  and  $n_2$  respectively. The clock ~~frequency~~ oscillator period  $T'$  and  $n_1$  and  $n_2$  are also constant.

Therefore the accuracy of the method is also independent of the oscillator frequency.




# $(3\frac{1}{2})$ Digit -

- The number of digit positions used in a digital meter determines the resolution.
- In a 3 digit display on a DVM for a  $(0-1)V$  range will indicate values from  $0-999mV$ , with a smallest increment of  $1mV$ .
- Normally a fourth digit capable of indicating '0 or 1' (known called half digit) is placed to the left.
- This allows the digital meter to read values above  $0999$  up to  $1999$ , this process is called overranging.
- This type of display is called a  $3\frac{1}{2}$  digit display.






# Integrating Type DVM (Voltage to Freq<sup>n</sup> converter)



- ① The i/p voltage produces a charging current  $E_i/R_1$ , that charges the capacitor 'C' to the reference voltage  $E_R$ .
- ② When  $E_R$  is reached, the comparator changes state, so as to trigger the pulse generator.
- ③ The pulse generator produces a pulse that rapidly discharges the capacitor.
- ④ The rate of charging and discharging (produces a signal. freq<sup>n</sup>) that is directly proportional to  $E_i$ .



The voltage freq<sup>n</sup> conversion can be considered to be a dual slope method.

$$E_i = \frac{E_R T_2}{T_1}$$

But in this case  $E_R$  and  $T_2$  are constant

$$k_2 = E_R T_2$$


$$E_i = k_2 \left( \frac{1}{T_1} \right) = k_2' f_o'$$

$$E_i \propto f_o'$$

The o/p freq<sup>n</sup> is proportional to the i/p voltage  $E_i'$ .



# (Successive Approximation)



① In SAR type ~~DAC~~ ADC, comparator is used in  $\mu P$  to compare  $\mu P$  analog voltage with FB voltage provided by DAC.

② In (SAR) register, in order to successfully approximate ring counter is used.

③ Ring counter will set '1' by '1' bit from MSB to LSB, with each clock.

④ Control ckt is used to reset current  $\odot$  present bit in SAR, when the analog voltage <sup>( $V_{in}$ )</sup> is less than the FB voltage ( $V_{FB}$ ).

④ When the start pulse signal is activated the control circuit, the successive approximation register (SAR) is cleared. <sup>In this case</sup> ~~and~~ the output of the SAR is 00000000 and  $V_{opp}$  of the D/A converter is '0'.

- ② Now if  $V_{in} > V_{ref}$  the comparator o/p is positive. and the gate opens.
- ③ During the set clock pulse the control-circuit sets the  $D_7$  to '1', and  $V_{ref}$  jumps to .
- ④. if  $V_{in} < V_{ref}$  the comparator o/p is. '-ve' and the control-circuit resets  $D_7$ .
- ⑤ However if  $V_{in} > V_{ref}$  then. the comparator o/p is 'Hie' and the control-circuits keeps  $D_7$  'set'.

51

	00110011	
Start	1000   0000 → 128	$V_{in} < V_{ref} \rightarrow D_7 \text{ reset}$
	0100   0000 → 64	$V_{in} < V_{ref} \rightarrow D_6 \text{ reset}$
	0010   0000 → 32	$V_{in} > V_{ref} \rightarrow D_5 \text{ set}$
	0011   0000 → 48	$V_{in} > V_{ref} \rightarrow D_4 \text{ set}$
	0011   1000 → 56	$V_{in} < V_{ref} \rightarrow D_3 \text{ reset}$
	0011   0100 → 52	$V_{in} < V_{ref} \rightarrow D_2 \text{ reset}$
	0011   0010 → 50	$V_{in} > V_{ref} \rightarrow D_1 \text{ set}$
STOP →	0011   0011 → 51	$V_{in} > V_{ref} \rightarrow D_0 \text{ set}$

37

128 64 32 16 8 4 2 1  
0 0 0 0 0 0 0 0

1 0 0 1 0 1 0 1



Start	0000		0000	→	128	$V_m < V_{op}$
	0100		0000	→	64	$V_m < V_{op}$
	0010		0000	→	32	$V_m > V_{op}$
	0011		0000	→	48	$V_m < V_{op}$
	0020		1000	→	40	$V_m < V_{op}$
	0010		0100	→	36	$V_m > V_{op}$
	0010		0110	→	38	$V_m < V_{op}$
Stop	0010		0101	→	37	$V_m > V_{op}$