

Internal Assessment Test - I

Sub:	Analog and Digital Electronics						Code:	15CS32	
Date:	18 / 09 / 2017	Duration:	90 mins	Max Marks:	50	Sem:	3 A,B,C	Branch:	CSE
<ul style="list-style-type: none"> PART A is compulsory (PART B-PART E) Answer FOUR FULL questions selecting AT LEAST ONE question from each part 									

	Marks	OBE	
		CO	RBT
<u>PART A</u>			
1	[10]	CO2	L3
<p>Simplify the Boolean expression using Quine Mc-cluskey method. $F(A,B,C,D) = m(1,3,6,7,8,9,10,12,14,15) + d(11,13)$</p> <hr/>			
<u>PART B</u>			
2a.	[4]		L2
Describe positive and negative logic .Prove ‘Positive OR’ is equal to ‘Negative AND’ logic.			
2b.	[6]	CO2	L3
Reduce the following functions using K-map technique and draw the logic diagram for the minimal sum obtained using only NAND gates. $F(A,B,C,D) = m(0,1,2,4,5,12,14) + d(8,10)$			
OR			
3a.	[6]	CO2	L3
Simplify the following Boolean function using K-map in POS form and draw the logic diagram for minimal product obtained. $F(A,B,C,D) = m(1,3,5,6,7,8,9,12,13)$			
3b.	[4]	CO2	L2
Write a note on Static Hazards			
<u>PART C</u>			
4a.	[5]	CO3	L3
Design a 4:1 MUX and write its function table.			
4b.	[5]	CO3	L3
Design 8:1 MUX using only 4:1 MUX			
OR			
5 a.	[4]	CO3	L3
Explain 1 : 4 DEMUX with the following			
<ul style="list-style-type: none"> Block diagram Functional table Circuit diagram 			
5b.	[6]	CO3	L3
Implement a full adder using 3 to 8 decoder			
<u>PART D</u>			
6a.	[6]	CO3	L3
Design a 4 bit priority encoder using basic gates.			
6b.	[4]	CO3	L3
Design a 8 bit comparator using two 7485 ICs			
OR			
.			

7a. Design a 5 bit magnitude comparator using IC7485.

[5]

CO3

L3

7b. With a neat diagram explain decimal to BCD encoder.

[5]

CO3

L3

PART E

8 A combinational circuit is defined by the following functions
 $F1 = m(1,3,5)$ $F2 = m(5,6,7)$. implement the circuit using 3x3x2 PLA

[10]

CO3

L3

OR

9 Implement the following functions using PAL

[10]

CO3

L3

$F1(a,b,c,d) = m(0,2,6,7,8,9,12,13)$

$F2(a,b,c,d) = m(0,2,6,7,8,9,12,13,14)$

$F3(a,b,c,d) = m(2,3,8,9,10,12,13)$

$F4(a,b,c,d) = m(1,3,4,6,9,12,14)$

-----ALL THE BEST-----

Internal Assessment Test - I

Sub:	Analog And Digital Electronics					Code:	15CS32	
Date:	18/09/2017	Duration:	90 mins	Max Marks:	50	Sem:	3 A,B,C	
<ul style="list-style-type: none"> PART A is compulsory (PART B-PART E) Answer FOUR FULL questions selecting AT LEAST ONE question from each part 							Branch:	CSE

Marks	OBE	
	CO	RBT
	CO2	L3

PART A

1 Simplify the Boolean expression using Quine Mc-cluskey method.
 $F(A,B,C,D) = m(1,3,6,7,8,9,10,12,14,15) + d(11,13)$

[10]

Scheme:

- Step 1 to Step 5 each 1 mark
- Step 6 – 2 marks (prime implicants)
- Essential prime implicant table – 2 marks
- Boolean expression – 1 mark

Solution

4] $f(A,B,C,D) = \sum (1,3,6,7,8,9,10,12,14,15) + d(11,13)$

Step 1	m.T	B.R.	Step 2	m.T	B.R.	Step 3	m.T	B.R.
	1	0001		1	0001 ✓		1,3	00-1 ✓
	3	0011		3	1000 ✓		1,9	-00 ✓
	6	0110		6	0011 ✓		8,9	100 ✓
	7	0111		7	0110 ✓		8,10	10-0 ✓
	8	1000		8	1001 ✓		8,12	1-00 ✓
	9	1001		9	1010 ✓		3,7	0-1 ✓
	10	1010		10	1100 ✓		3,11	-01 ✓
	D11	1011		11	0111 ✓		6,7	011 ✓
	12	1100		D11	1011 ✓		6,14	-110 ✓
	D13	1101		D13	1101 ✓		9,D11	10-1 ✓
	14	1110		14	1110 ✓		9,D13	1-01 ✓
	15	1111		15	1111 ✓		10,D11	101 ✓
							10,14	1-10 ✓
							12,D13	110 ✓




step 5

	M.T	B.R.
12, 14	11 - 0 ✓	
7, 15	- 1 1 ✓	(8, 9, 10, 11, 12, 13, 14, 15)
11, 15	1 - 1 ✓	
13, 15	1 1 - 1 ✓	(8, 10, 12, 14, 9, 11, 13, 15)
14, 15	1 1 1 - ✓	(8, 9, 12, 13, 10, 11, 14, 15)

step 4

M.T	B.R.	P.I	
1, 3, 9, 11	- 0 - 1	1, 3, 9, 11	- 0 - 1 $\bar{B}D$
7, 9, 13, 11	0 - 1	3, 7, 11, 15	- - 1 1 CD
8, 9, 10, 11	1 0 - - ✓	6, 7, 14, 15	- 1 - - BC
8, 10, 9, 11	1 0 - - ✓	8, 9, 12, 13, 10, 11, 14, 15	1 - - - A
8, 9, 12, 13	1 - 0 - ✓		
8, 10, 12, 14	1 - 0 - ✓		
8, 12, 10, 14	1 - 0 - ✓		
3, 7, 11, 15	- 1 1 -		
2, 11, 7, 15	- 1 1 -		
6, 7, 14, 15	- 1 1 -		
6, 14, 7, 15	- 1 1 -		
9, 11, 13, 15	1 - - 1 ✓		
9, 13, 11, 15	1 - - 1		
10, 11, 14, 15	1 - 1 - ✓		
10, 14, 11, 15	1 - 1 -		
12, 13, 14, 15	1 1 - - ✓		
12, 14, 13, 15	1 1 - -		

step 6



PART B

2a. Describe positive and negative logic .prove 'positive OR' equal to 'Negative AND' logic . [4]

Solution:-

Positive Logic :- (1 mark)

- If we use binary 0 for low voltage and binary 1 for high voltage , it is called positive logic.
- choosing H=1=T and L=0=F is called positive logic.

Negative Logic :- (1 mark)

- If we use binary 0 for high voltage and binary 1 for low voltage , it is called Negative Logic.
- choosing H=1=F and L=0=T is called Negative Logic.

Proof:- (2 marks)

OR Gate Truth table with Positive Logic [0-L, 1-H]

A	B	$Y = A+B$
0	0	0
0	1	1
1	0	1
1	1	1



In Negative Logic [0-H, 1-L] same truth table is written as


A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

This is AND Gate in Negative Logic.

2b. Reduce the following function using K-map techniques and draw its logic diagram using only NAND gates. [6]

$F(A,B,C,D) = m(0,1,2,4,5,12,14) + d(8,10)$


(4quads)



- Mapping - 1 mark
- Grouping - 2 marks
- Boolean Expression - 1 mark
- Logic diagram - 2 marks


CO2 L2

CO2 L3



OR

- 3a. Simplify the following Boolean function using K-map in POS form and draw its logic diagram. [6] CO2 L3
- $F(A, B, C, D) = m(1, 3, 5, 6, 7, 8, 9, 12, 13)$.



- 3b. Write a note on Static Hazards. [4] CO2 L2
- Static Hazards:-

There are two types of static Hazards.

Static - 0 Hazard: (2 marks)

→ This type of Hazard occurs when $Y = A \cdot A'$ type of situation appear for a logic circuit and when A makes a transition $0 \rightarrow 1$.

→ An $A \cdot A'$ condition should always generate 0 at the output (static - 0) - But, the NOT gate output takes finite time to become 0 following $0 \rightarrow 1$ transition of A.

Static - 1 Hazard :- (2 marks)

→ This type of Hazard occurs when $Y = A + A'$ type of situation occurs for a logic circuit and when A makes a transition from 1 to 0.

→ An $A + A'$ condition always generate 1 at the output side (static-1), but the NOT gate output takes finite time to become 1 following 1 to 0 transition of A


PART C

4a. Design a 4:1 MUX and write its function table.

[5]

CO3 L3

Block diagram:-




Logic symbol - 1
Function table - 1
Exp - 1
Logic diagram - 2.

function table:-

E	S ₀	S ₁	Y
1	0	0	D ₀
1	0	1	D ₁
1	1	0	D ₂
1	1	1	D ₃
0	x	x	0

$$Y = E \bar{S}_0 \bar{S}_1 D_0 + E \bar{S}_0 S_1 D_1 + E S_0 \bar{S}_1 D_2 + E S_0 S_1 D_3$$


Logic diagram:-



4b. Design 8:1 MUX using only 4:1 MUX

[5]

- * 8:1 mux has 8 inputs & 1 o/p.
- * 4 inputs are given to 1st 4:1 mux & 4 inputs to the second 4:1 mux
- * 3 select lines \rightarrow 2 select lines to 4:1 mux \rightarrow 4 select lines as Enable.



OR

5 a. Explain 1 to 4 DEMUX with the following

- Block diagram
- Functional table
- Circuit diagram

Scheme:

- Block diagram -1 mark
- Functional table- 2 mark
- Circuit diagram – 1 mark

[4]

CO3 L3

CO3 L3


1:4 Demultiplexer:- No of i/ps = 4 ; No of outputs = 4.

output paths = 4


∴ Select lines = 2.

Function Table:-

E	S ₀	S ₁	output			
			Y ₀	Y ₁	Y ₂	Y ₃
0	X	X	0	0	0	0
1	0	0	Din	0	0	0
1	0	1	0	Din	0	0
1	1	0	0	0	Din	0
1	1	1	0	0	0	Din



$$Y_0 = \bar{E} \bar{S}_0 \bar{S}_1 \text{ Din} \quad Y_1 = \bar{E} \bar{S}_0 S_1 \text{ Din} \quad Y_2 = \bar{E} S_0 \bar{S}_1 \text{ Din} \quad Y_3 = \bar{E} S_0 S_1 \text{ Din}$$



5b. Implement a full adder using 3 to 8 decoder

[6]

CO3 L3

PART D

6a. Design a 4 bit priority encoder using basic gates.

[6]

CO3 L3

Scheme:


Truth table 2 marks

Expression – 2 marks


Logic diagram – 2 mark

Inputs				Outputs	
S	X ₁	X ₂	X ₃	A	B
0	x	x	x	0	0
1	1	x	x	0	1
1	0	1	x	1	0
1	0	0	1	1	1
1	0	0	0	0	0


Map:-



$$A = S\bar{X}_1X_3 + S\bar{X}_1X_2$$




$$B = SX_1 + S\bar{X}_2X_3$$



6b. Design a 8 bit comparator using two 7485 ICs

[4]


CO3 L3



OR

7a. Design a 5 bit magnitude comparator using IC7485.

[5]



b. With a neat diagram explain decimal to BCD encoder.

[5]

Scheme:


Truth table – 2.5 marks

Logic diagram- 2.5 marks

CO3	L3
CO3	L3

x_1	x_2	x_3	x_4	x_5	x_6	x_7	x_8	x_9	A	B	C	D
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	H	L	H	H	H
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	X	X	H	H	H	H	L	L	H
X	X	X	X	L	H	H	H	H	H	L	H	L
X	X	X	L	H	H	H	H	H	H	L	H	H
X	X	L	H	H	H	H	H	H	H	L	L	L
X	L	H	H	H	H	H	H	H	H	L	H	H
L	H	H	H	H	H	H	H	H	H	H	L	L

Ten Keypad Interface for Decimal to BCD encoder:-
 Priority is given to highest decimal.



8 **PART E**
 A combinational circuit is defined by the following functions
 $F1 = m(1,3,5)$ $F2 = m(5,6,7)$. implement the circuit using 3x3x2 PLA
 Kmap - 4

[10]

CO3 L3

PLA table -3
Fuse map- 3




Fig. 6.8.11

To implement functions F_1 and F_2 we require $3 \times 4 \times 2$ PLA and we have to implement them using $3 \times 3 \times 2$ PLA. There we have to examine product terms by grouping 0s instead of 1. That is product terms for complement of a function.





Fig. 6.8.12

PLA program table

Product terms	Inputs			Outputs	
	A	B	C	F ₁	F ₂
\bar{C}	-	-	0	1	-
AB	1	1	-	1	1
AC	1	-	1	-	1

Table 6.8.8

Implementation



OR

9 Implement the following functions using PAL

$F_1(a,b,c,d) = m(0,2,6,7,8,9,12,13)$

$F_2(a,b,c,d) = m(0,2,6,7,8,9,12,13,14)$

$F_3(a,b,c,d) = m(2,3,8,9,10,12,13)$

$F_4(a,b,c,d) = m(1,3,4,6,9,12,14)$

Scheme:

Kmap - 4

PAL table -3

Fuse map- 3

[10]

CO3

L3

Sol:-

K-map:-

For w:-

AB \ CD	00	01	11	10
00	1			1
01			1	1
11				
10				

$$w = \overline{A}\overline{B}\overline{D} + \overline{A}BC + A\overline{C}$$



For x:-

AB \ CD	00	01	11	10
00	1			1
01			1	1
11				
10				

$$x = \overline{A}\overline{B}\overline{D} + \overline{A}BC + A\overline{C} + BCD$$

$w + BCD$

For y:-

AB \ CD	00	01	11	10
00			1	1
01				
11	1	1		
10				1

$$y = \overline{A}\overline{B}C + \overline{B}C\overline{D} + A\overline{C}$$


For z:-

AB \ CD	00	01	11	10
00		1	1	
01	1			1
11	1			1
10		1		

$$z = \overline{A}\overline{B}D + \overline{B}C\overline{D} + B\overline{D}$$

Product term	AND inputs					O/p's
	A	B	C	D	W	
1)	0	0	-	0	-	$W = \bar{A}\bar{B}\bar{D} + \bar{A}BC + A\bar{C}$
2)	0	1	1	-	-	
3)	0	-	0	-	-	
4)	-	-	-	-	1	$X = W + BCD$
5)	-	1	1	0	-	
6)	-	-	-	-	-	
7)	0	0	1	-	-	$Y = \bar{A}\bar{B}C + \bar{B}C\bar{D} + A\bar{C}$
8)	-	0	1	0	-	
9)	1	-	0	-	-	
10)	0	0	-	1	-	$Z = \bar{A}\bar{B}D + \bar{B}\bar{C}D + B\bar{D}$
11)	-	0	0	1	-	
12)	-	1	-	0	-	

Logic diagram:-



-----ALL THE BEST-----