

### Internal Assessment Test - I

Sub:	Analog and Digital Electronics				Code:	15CS32
Date:	18 / 09 / 2017	Duration:	90 mins	Max Marks:	50	Sem: 3 A,B,C Branch: CSE
<ul style="list-style-type: none"> <li>• PART A is compulsory</li> <li>• (PART B-PART E) Answer <b>FOUR FULL</b> questions selecting AT LEAST ONE question from <b>each part</b></li> </ul>						

	<b>PART A</b>	Marks	OBE	
			CO	RBT
			CO2	L3
1	Simplify the Boolean expression using Quine Mc-cluskey method. $F(A,B,C,D) = m(1,3,6,7,8,9,10,12,14,15) + d(11,13)$	[10]		
2a.	Describe positive and negative logic .Prove ‘Positive OR’ is equal to ‘Negative AND’ logic.	[4]		
2b.	Reduce the following functions using K-map technique and draw the logic diagram for the minimal sum obtained using only NAND gates. $F(A,B,C,D) = m(0,1,2,4,5,12,14) + d(8,10)$ <b>OR</b>	[6]	CO2	L3
3a.	Simplify the following Boolean function using K-map in POS form and draw the logic diagram for minimal product obtained. $F(A,B,C,D) = m(1,3,5,6,7,8,9,12,13)$	[6]	CO2	L3
3b.	Write a note on Static Hazards	[4]	CO2	L2

	<b>PART C</b>	Marks	OBE	
			CO3	L3
			CO3	L3
4a.	Design a 4:1 MUX and write its function table.	[5]		
4b.	Design 8:1 MUX using only 4:1 MUX <b>OR</b>	[5]		
5 a.	Explain 1 : 4 DEMUX with the following <ul style="list-style-type: none"> <li>• Block diagram</li> <li>• Functional table</li> <li>• Circuit diagram</li> </ul>	[4]	CO3	L3
5b.	Implement a full adder using 3 to 8 decoder	[6]	CO3	L3

	<b>PART D</b>	Marks	OBE	
			CO3	L3
			CO3	L3
6a.	Design a 4 bit priority encoder using basic gates.	[6]		
6b.	Design a 8 bit comparator using two 7485 ICs <b>OR</b>	[4]	CO3	L3

CO3	L3
CO3	L3

7a. Design a 5 bit magnitude comparator using IC7485.

[5]

7b. With a neat diagram explain decimal to BCD encoder.

[5]

### PART E

8 A combinational circuit is defined by the following functions

$F1 = m(1,3,5)$   $F2 = m(5,6,7)$ . implement the circuit using 3x3x2 PLA

[10] CO3 L3

OR

9 Implement the following functions using PAL

$F1(a,b,c,d) = m(0,2,6,7,8,9,12,13)$

$F2(a,b,c,d) = m(0,2,6,7,8,9,12,13,14)$

$F3(a,b,c,d) = m(2,3,8,9,10,12,13)$

$F4(a,b,c,d) = m(1,3,4,6,9,12,14)$

[10] CO3 L3

-----ALL THE BEST-----

Internal Assessment Test - I

Sub:	Analog And Digital Electronics				Code:	15CS32
Date:	18 / 09 / 2017	Duration:	90 mins	Max Marks:	50	Sem: 3 A,B,C Branch: CSE
<ul style="list-style-type: none"> <li>PART A is compulsory</li> <li>(PART B-PART E) Answer <b>FOUR FULL</b> questions selecting AT LEAST ONE question from <b>each part</b></li> </ul>						

Marks	OBE	
	CO	RBT
CO2	L3	

**PART A**

1 Simplify the Boolean expression using Quine Mc-cluskey method.

$$F(A,B,C,D) = m(1,3,6,7,8,9,10,12,14,15) + d(11,13)$$

[10]

**Scheme:**

Step1 to Step 5 each 1 mark

Step 6 – 2 marks (prime implicants)


Essential prime implicant table – 2 marks

Boolean expression – 1mark

**Solution**

$f(A,B,C,D) = \sum(1,3,6,7,8,9,10,12,14,15) + d(11,13)$				
<u>Step 1</u>	m.T	B.R.	<u>Step 2</u>	m.T
				B.R.
1	0001		1	0001✓
3	0011		8	1000✓
6	0110		3	0011✓
7	0111		6	0110✓
8	1000		9	1001✓
9	1001		10	1010✓
10	1010		12	1100✓
D11	1011		7	0111✓
D12	1100		D11	1011✓
D13	1101		D13	1101✓
14	1110		14	1110✓
15	1111		15	1111✓

		Step 5	
		m.T	B.R.
12,14	11 → 0✓	(8,9,10,11,12,13) 14,15)	1---
7,15	-111✓		
11,15	1-11✓		
13,15	11+1✓	(8,10,12,14,9,11) 13,15)	
14,15	111→✓	(8,9,12,13,10,11) 14,15).	
Step 6			
		P.I	
1,3,9,11	-0-1	1,3,9,11	-0-1 BD
7,9,13,11	-0-1	3,7,11,15	--11 CD
8,9,10,11	10--✓	6,7,14,15	--11 BC
8,10,9,11	10--	8,9,12,13,10,11,14,15	1--- A
8,9,12,13	1-0-		
8,10,12,14	1-0-		
8,12,10,14	1		
3,7,11,15	1-11		
3,11,7,15	11		
6,7,11,15	11-		
6,14,7,15	11-		
9,11,13,15	1-10✓		
9,13,11,15	1-1		
10,11,14,15	1-1✓		
10,14,11,15	1-1-		
12,13,14,15	11-✓		
12,14,13,15	11		



## PART B

- 2a. Describe positive and negative logic .prove 'positive OR' equal to 'Negative AND' logic .

[4] CO2 L2

Solution:-

Positive Logic :- (1 mark)

- If we use binary 0 for low voltage and binary 1 for high voltage , it is called positive logic.
- choosing H-1=T and L-0=F is called positive logic.

Negative Logic :- (1 mark)

- If we use binary 0 for high voltage and binary 1 for low voltage , it is called Negative Logic.
- choosing H-1=F and L-0=T is called Negative logic.

Proof:- (2 marks)

OR Gate Truth-table  
with Positive Logic  $[0-H]$

A	B	$Y = A+B$
0	0	0
0	1	1
1	0	1
1	1	1




In Negative Logic  $[0-H]$   
same truth-table  
is written as

A	B	Y
1	1	1
1	0	0
0	1	0
0	0	0

This is AND gate  
in Negative Logic.

- 2b. Reduce the following function using K-map techniques and draw its logic diagram using only NAND gates.


[6] CO2 L3



Mapping - 1 mark  
Grouping - 2 marks  
Boolean Expression - 1 mark  
Logic diagram - 2 marks

### Boolean expression:-

$$F(A, B, C, D) = \bar{A}\bar{C} + \bar{C}\bar{D} + A\bar{D} + \bar{B}\bar{D}$$



**OR**

- 3a. Simplify the following Boolean function using K-map in POS form and draw its logic diagram. [6]

$$F(A, B, C, D) = m(1, 3, 5, 6, 7, 8, 9, 12, 13)$$

TM conversion - 1 mark

Mapping - 1 mark

Grouping - 1 mark

Expression - 2 mark

Logic diagram - 1 mark.


Sol:-

$$F(A, B, C, D) = \overline{\text{IM}}(0, 2, 4, 10, 11, 14, 15)$$

		AB\CD	00	01	11	10
		00	0		0	
		01	0			
		11		0	0	
		10		0	0	

$$F(A, B, C, D) = AC + \bar{A}\bar{C}\bar{D} + \bar{A}\bar{B}\bar{D}$$

$$F(A, B, C, D) = (\bar{A} + \bar{C})(A + C + D)(A + B + D)$$



- 3b. Write a note on Static Hazards. [4]

### Static Hazards:-

There are two types of static Hazards.

#### Static - 0 Hazard: (2 marks)

→ This type of Hazard occurs when  $Y = A \cdot A'$  type of situation appear for a logic circuit and when A makes a transition  $0 \rightarrow 1$ .

→ An  $A \cdot A'$  condition should always generate 0 at the output (Static - 0) - But, the NOT gate output takes finite time to become 0 following  $0 \rightarrow 1$  transition of A.

[4] CO2 L2

## Static - 1 Hazard :- (AnsweR)

→ This type of Hazard occurs when  $y = A + A'$  type of situation occurs for a logic circuit and when A makes a transition from 1 to 0.

→ An  $A + A'$  condition always generate 1 at the output side (static-1), but the NOT gate output takes finite time to become 1 following 1 to 0 transition of A


## PART C

- 4a. Design a 4:1 MUX and write its function table.

[5]

CO3 L3

Block diagram:-



function table:-

E	S <sub>0</sub>	S <sub>1</sub>	Y
1	0	0	D <sub>0</sub>
1	0	1	D <sub>1</sub>
1	1	0	D <sub>2</sub>
1	1	1	D <sub>3</sub>
0	x	x	0

Logic symbol - 1


function table - 1

exp - 1

Logic diagram - 2.

$$y = E \bar{S}_0 \bar{S}_1 D_0 + E \bar{S}_0 S_1 D_1 \\ + E S_0 \bar{S}_1 D_2 + E S_0 S_1 D_3$$


Logic diagram:-



4b. Design 8:1 MUX using only 4:1 MUX

[5]

- \* 8:1 mux has 8 inputs & 1 O/p.
- \* 4 inputs are given to 1<sup>st</sup> 4:1 mux & 4 inputs to the second 4:1 mux.
- \* 3 selectlines  $\rightarrow$  2 select lines to 4:1 mux  
 $\rightarrow$  1 select line as Enable.



OR

5 a. Explain 1 to 4 DEMUX with the following

- Block diagram
- Functional table
- Circuit diagram

[4]

Scheme:

- Block diagram -1 mark
- Functional table- 2 mark
- Circuit diagram – 1 mark


1:4 Demultiplexer - No of I/Ps = 1 ; No of Outputs = 4.

Output paths = 4


$\therefore$  Selections = 2.

Function Table :-

F	S <sub>0</sub>	S <sub>1</sub>	Output	y <sub>0</sub>	y <sub>1</sub>	y <sub>2</sub>	y <sub>3</sub>
0	X	X		0	0	0	0
1	0	0	Din	0	0	0	0
1	0	1	0	Din	0	0	0
1	1	0	0	0	Din	0	0
1	1	1	0	0	0	Din	0



$$y_0 = \bar{E} \bar{S}_0 \bar{S}_1 \text{Din} \quad y_1 = \bar{E} S_0 \bar{S}_1 \text{Din} \quad y_2 = \bar{E} S_0 \bar{S}_1 \text{Din} \quad y_3 = \bar{E} S_0 S_1$$



- 5b. Implement a full adder using 3 to 8 decoder

[6] CO3 L3

#### PART D

- 6a. Design a 4 bit priority encoder using basic gates.

[6] CO3 L3

Scheme:


Truth table 2 marks

Expression – 2 marks


Logic diagram – 2 mark

Inputs				outputs	
$S$	$x_1$	$x_2$	$x_3$	A	B
0	x	x	x	0	0
1	1	x	$\bar{x}$	0	1
1	0	1	x	1	0
1	0	0	1	1	1
1	0	0	0	0	0


L-map:



$$A = S\bar{x}_1x_3 + S\bar{x}_1x_2$$




$$B = Sx_1 + S\bar{x}_2x_3$$



- 6b. Design a 8 bit comparator using two 7485 ICs

[4] CO3 L3




OR

- 7a. Design a 5 bit magnitude comparator using IC7485.

[5]

CO3 L3



- b. With a neat diagram explain decimal to BCD encoder.

[5]

CO3 L3

Scheme:


Truth table – 2.5 marks

Logic diagram- 2.5 marks

$x_1$	$x_2$	$x_3$	$x_4$	$x_5$	$x_6$	$x_7$	$x_8$	$x_9$	A	B	C	D
H	H	H	H	H	H	H	H	H	H	H	H	H
X	X	X	X	X	X	X	X	L	L	H	H	L
X	X	X	X	X	X	X	L	#	L	H	H	H
X	X	X	X	X	X	L	H	H	H	L	L	L
X	X	X	X	X	X	L	H	H	H	L	L	H
X	X	X	X	X	X	L	H	H	H	L	H	L
X	X	X	X	L	H	H	H	H	H	L	H	H
X	X	X	L	H	H	H	H	H	H	H	L	L
X	L	H	H	H	H	H	H	H	H	H	L	H
L	H	H	H	H	H	H	H	H	H	H	H	L

Ten Keypad interface for Decimal to BCD encoder:-

Priority is given to highest decimal.





8



A combinational circuit is defined by the following functions

$F_1 = m(1,3,5)$   $F_2 = m(5,6,7)$ . Implement the circuit using 3x3x2 PLA

Kmap - 4

**Solution : K-map simplification****Fig. 6.8.11**

To implement functions  $F_1$  and  $F_2$  we require  $3 \times 4 \times 2$  PLA and we have to implement them using  $3 \times 3 \times 2$  PLA. There we have to examine product terms by grouping 0s instead of 1. That is product terms for complement of a function.

**Fig. 6.8.12**

PLA program table

Product terms	Inputs			Outputs	
	A	B	C	$F_1$	$F_2$
$\bar{C}$	-	-	0	1	-
AB	1	1	-	1	1
AC	1	-	1	-	1
				C	T

Table 6.8.8

Implementation




Fig. 6.8.10

OR

- 9 Implement the following functions using PAL  
 $F_1(a,b,c,d) = m(0,2,6,7,8,9,12,13)$   
 $F_2(a,b,c,d) = m(0,2,6,7,8,9,12,13,14)$   
 $F_3(a,b,c,d) = m(2,3,8,9,10,12,13)$   
 $F_4(a,b,c,d) = m(1,3,4,6,9,12,14)$

[10] CO3 L3

Scheme:

Kmap – 4

PAL table -3

Fuse map- 3

Sol:-

K-map:-

For w:-

AB		CD	00	01	11	10
		00	1		1	
		01		1	1	
		11	1	1		
		10	1			

$$w = \overline{A}\overline{B}\overline{D} + \overline{A}B\overline{C} + A\overline{C}$$



for x:-

AB		CD	00	01	11	10
		00	1		1	
		01		1	1	
		11	1	1		
		10	1			

$$x = \underbrace{\overline{A}\overline{B}\overline{D} + \overline{A}B\overline{C}}_{w} + A\overline{C} + B\overline{C}\overline{D}$$

for y:-

AB		CD	00	01	11	10
		00			1	1
		01			1	
		11	1	1		
		10	1	1		

$$y = \overline{A}\overline{B}C + \overline{B}C\overline{D} + A\overline{C}$$


for z:-

AB		CD	00	01	11	10
		00		1	1	
		01	1			
		11				
		10		1		

$$z = \overline{A}\overline{B}D + \overline{B}C\overline{D} + B\overline{D}$$

Product Item	AND Inputs					O/p's
	A	B	C	D	W	
i)	0	0	-	0	-	$w = \overline{A}\overline{B}\overline{D} + \overline{A}B\overline{C} + A\overline{C}$
2)	0	1	1	-	-	
3)	0	-	0	-	-	
4)	-	-	-	-	1	
5)	-	1	1	0	-	$x = w + BC\overline{D}$
6)	-	-	-	-	-	
7)	0	0	1	-	-	
8)	-	0	1	0	-	$y = \overline{A}\overline{B}C + \overline{B}C\overline{D} + A\overline{C}$
9)	1	-	0	-	-	
10)	0	0	-	1	-	
11)	-	0	0	1	-	$z = \overline{A}\overline{B}D + \overline{B}\overline{C}D + B\overline{D}$
12)	-	1	-	0	-	

## Logic diagram:-



-----ALL THE BEST-----