USN					



$Internal\ Assessment\ Test\ \ I-Sept.\ 2017$


Sub:	COMPUTER O	RGANIZATION		Sub Code:	15CS34	Branch: CSE,I	SE	
Date:	20 / 09 / 2017	Duration: 90 mins	Max Marks: 50	Sem / Sec:	3 (A,B,C	C)	0	BE
<u>A</u>	nswer FIVE FUL	L questions selecting A	T LEAST ONE que	stion FROM EA	ACH PART	MARKS	CO	RBT
	in terms of t commands. As	ransfers between ssume that the ins	ADD A,B,R1 the components struction itself is	and some s	-		CO1	L3
			OR					
2 (a) (b)	clock cycles, instructions to execution ass machine is 10	ogram with 1000 40% of the instruction of the instr	tions take 5 cloc to execute respec formance equation	ck cycles, and ctively. Calcu n if the clo	I the remain late the time ck rate of	ning e of the	CO3	
		uite for reference P Running time for re	C and PC under t		below:			
	P1 P2 P3 P4 P5	20 100 40 10 60	10 50 20 5 30					
3 (a) (b)	Register R1 an	instruction types wad R2 of a compute	er contains the de				CO1	L2 L3
	machine instrua. a. b. c.	ffective address of ctions. Load 10(R1),R5 Store R5,50(R1,R Add –(R2),R5 Subtract (R1)+,R5		rand in each	or the follow	wing		
4 (a)	Evnlain addra	essing modes with e		node		[10]	CO1	L2
							201	
5 (a)	Explain the o	peration of stack wi				[10]	CO1	L2
6 (a)	Define Subro	utine. Explain subro	OR outine linkage usi	no a link regi	ster	[7]	CO1	L2
		•		0			CO1	L3
		e call instruction of ster called the Lin	-				COI	L3

	subroutine nesting? Would your scheme allow the subroutine to call itself?			
7 (a)	PART D With a neat diagram, explain registers in DMA interface. Also, explain any one of the bus arbitration approaches.	[5+5]	CO2	L2
	OR			
8 (a)	Explain various methods for handling interrupts from multiple devices.	[10]	CO2	L2
9 (a)	With a neat diagram, explain I/O interface for an I/O device. Also, explain various registers involved in it.	[10]	CO2	L2
	OR			
10 (a)	What is an Interrupt? With an example, illustrate the concept of interrupt.	[10]	CO2	L2





Internal Assesment Test I – Sept. 2017 – Scheme of evaluation and solution


	Interna	l Assesment Test	1 – Sept. 201	/ – Sche	me of eva	duation an	a solutio	n		
Sub:	COMPUTER OI	RGANIZATION		S	ub Code:	15CS34	Branch:	CSE,I	SE	
Date:	20 / 09 / 2017	Duration: 90 mins	Max Marks:	50 S	em / Sec:	3 (A,B,	C)		0	BE
<u>A</u>	nswer FIVE FUL	L questions selecting		E question	FROM EA	ACH PART	M	ARKS	CO	RBT
	in terms of tr	eeded to execute the cansfers between that the interest and that this add	ADD A,E the componentstruction itse	3,R1 ents and elf is sto	l some s	-	trol	[10]	CO1	L3
	MDR> IR Operand1 addre Read cycle, Me Operand2 addre	emory> MDR ess in MAR emory> MDR ess in MAR emory> MDR								
			OR							
2 (a)	clock cycles, instructions ta	ogram with 1000 40% of the instruke 3 clock cycles turning basic per Hz.	uctions take 5 s to execute reformance equ	clock cy espective uation if	ycles, and ly. Calcui the clo	I the remai late the tim	ning e of	[4]	CO3	L3
		1 1111	aik i iliaik	1 11141	I K					
		$T = \frac{250}{}$	$0x4 + 400x5$ $1x10^9$	+ 350x	<u>x3</u>					
	$=4.05 \times 10^6 \text{ seco}$	nds or 4.05 micro	1 mark seconds							
(b)		SPEC rating for tuite for reference				_	es of	[6]	CO3	L3
	Programs	Running time for the	reference PC	Running	g time for	PC under te	st			
	P1	20		10						
	P2 P3	100 40		50 20						
	P4	10		5						
	P5	60		30						



1 Immediate mode	
The operand is given explicitly in the instruction.	
Assembler function - # Value	
Addressing function - Operand = Value	
Eg. Move #200, RO	
Above instruction places value 200 in register Ro. Generally, this mode is used to represent constants.	
D Register mode	
The operand is the contents of a processor register; the	
name of the register is given in the instruction. Assemblee syntax - Ri	
Addressing function - EA=Ri	
EA means effective address of operand i.e., where operand is	
The state of the s	
Above instruction moves the contents of register R1 to R2.	
generally, this mode is used to access variables.	
3) Absolute (Direct) mode	
The address of the newby location where operand is	
located is given explicitly in the Enstruction.	
Assembler Syntax - LOC	
Addressing function - EA=LOC LOCI Operand	
Sy- Move LOCI, LOCA Memory	
Above instruction moves the operand at location Local to	
location LOCA. representing	
It is generally used for global variables.	
9 Indirect mode	
The contents of register or memory location given in the instruction gives the address of the operand.	
Assembler syntax - (Ri)	
(Loc)	
Addressing function - EA = [Ri]	
EA = [yoc]	








PART C

5 (a) Explain the operation of stack with example.

(Diagram and explanation – 8 marks, SafePush, SafePop- 2 marks)

A stack is a sist of data elements, usually words or bytes; with the accessing restriction that elements can be added or removed at one end of the list only. This end is called the top of stack, the other end is called bottom. The structure is sometimes referred to as a pushdown stack. It is just like a pile of trays. It is also called as Lifo (last In first but) stack. Push operation is used to place a new item on the stack, pop operation is used to remove the top item from the stack. Assume that the first element is placed in location BOTTOM, and when new elements are pushed onto the stack, they are placed in successively lower address locations, whe use a stack that grows in the direction of decreasing memory addresses.

[10] CO1 L2



SAFEPUSH	Compare #1500,SP Branch≤0 FULLEROR
	Move NEWITEM, -(SP)
SAFEPOP	Compare #2000, SP Branch >0 EMPTY ERROR
	Move (SP)+, LTEM

OR

6 (a) Define Subroutine. Explain subroutine linkage using a link register.

(Definition- 1 mark, Diagram- 3 marks, Explanation and example- 3 marks)


In a program, if a particular subtock is performed many times on different data values, such substack is usually called a substantine. Eg submutais to evaluate the sine fruction. To save space, only one copy of the instructions that constitute the submutaire is placed in the memory, and any program that requires the use of the submutaire simply branchess to its starting location. This branching to a substantine is called as calling the submutaire. The instruction that performs this branch operation is named a Call instruction. The substantine is said to return (resume execution, continuing immediately often a Return instruction. To ordered of PC must be saved by the instruction to enable correct return to the called formation. The method followed to call and return form substantines is referred to as ide substantine linkage muttered.


The method followed to call and return form substantines is referred to as ide substantine linkage muttered.


Go save a return address in a specific location like a link register. When substantine completes its task, the Rothern instruction returns to the calling program by branching indirectly through the link register.

[7] CO1 L2

all in	struction								
·Store	contents	of PC	in link reg	istel					
· Branc	h do th	e target	address spe	ected by the	e isnotuction				
Metum	instruction	2							
	to the	addiess	contained	lin the line	register.				
Memocy		0		Meniory	Submilin				
location	Progra	*^/^		location	SUB				
200	Call Si	18		71000	4	. 14			
204		eteuction	\leftarrow	/1000	Birst inet	action			
	:				- Return				
	*		4		110000				
*	100 0)							
	4								
PC	204			A.					
Г	J.			T					
Link	141 NIPE	/	20						
	Call			uly					
	<u> 2</u> S	whometine	luikage mein	a link hegis	ster				
Store the cor	scheme all osen- 1.5 m	arks, Recu	ursion allow	all itself? ed or not- 1.5 r y. No, it does r	,				
would your (Scheme cho Store the correction.) Or	scheme all osen- 1.5 m ntents of Li	arks, Recunk Registo	ursion allowe er in Memor	ed or not- 1.5 r	not support				
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b	scheme all osen- 1.5 m ntents of Li ntents of Li at diagram, ous arbitrat	arks, Recunk Registonk Registone explain recognition approach	er in Stack. Y PART D registers in laches.	ed or not- 1.5 ry. No, it does not supports DMA interface	not support s recursion. e. Also, explain	-	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b	scheme all osen- 1.5 m ntents of Li ntents of Li ntents of Li ut diagram, ous arbitrat diagram	explain r	er in Stack. Y PART D registers in laches.	ed or not- 1.5 ry. No, it does references. Yes, it supports DMA interfaces.	not support s recursion. e. Also, explain	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b	scheme all osen- 1.5 m ntents of Lintents	explain r	er in Stack. Y PART D registers in laches. xplanation- on – 5 marks	ed or not- 1.5 ry. No, it does references. Yes, it supports DMA interfaces.	e. Also, explainty one of the	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the to (Registers arbitration to	scheme all osen- 1.5 m ntents of Lintents	explain recognition approach its explanation	er in Stack. Y PART D registers in laches. xplanation- on – 5 marks	ed or not- 1.5 ry. No, it does references. Yes, it supports DMA interfaces.	e. Also, explainty one of the	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the t (Registers arbitration	scheme all osen- 1.5 m ntents of Lintents of Lintents of Lintents of Lintents of Lintents arbitrat diagram, attechniques	explain recognition approach its explanation	er in Stack. Y PART D registers in laches. xplanation- on – 5 marks	ed or not- 1.5 ry. No, it does references. Yes, it supports DMA interfaces.	e. Also, explainty one of the	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b (Registers arbitration	at diagram, bus arbitrat diagram a techniques	explain r ion approa	er in Stack. Y PART D registers in laches. xplanation- on – 5 marks	ed or not- 1.5 ry. No, it does not- 1.5 ry. No, it does not supports DMA interface 5 marks, Are 5)	e. Also, explainty one of the	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b (Registers arbitration	at diagram, bus arbitrat diagram a techniques	explain r ion approa	er in Memorer in Memorer in Stack. Yer in Stack. Yer PART Dregisters in laches. xplanation—5 marks	Yes, it supports DMA interface 5 marks, Ar	e. Also, explaintly one of the	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b (Registers arbitration	at diagram, ous arbitrat diagram at techniques	explain r ion approa and its e explanation	PART D registers in laches. xplanation- on – 5 marks	Yes, it supports OMA interface 5 marks, Ar	e. Also, explaint one of the	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b (Registers arbitration	scheme all osen- 1.5 m ntents of Lintents	explain rion approand its explanation	er in Stack. Y PART D registers in laches. xplanation- on – 5 marks	Yes, it supports The supports	e. Also, explaint one of the	e bus	5+5]	CO2	
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b (Registers arbitration	at diagram, ous arbitrat diagram at techniques	explain rion approa	PART D registers in laches. xplanation- on – 5 marks	Yes, it supports The supports	e. Also, explaint one of the	e bus	5+5]	CO2]
Would your (Scheme cho Store the cor recursion. Or Store the cor With a nea one of the b (Registers arbitration	scheme all osen- 1.5 m ntents of Lintents	explain rion approand its explanation	er in Stack. Y PART D registers in laches. xplanation- on – 5 marks	Yes, it supports OMA interface 5 marks, Ar 3)	e. Also, explaint one of the	e bus	5+5]	CO2	







8 (a) Explain various methods for handling interrupts from multiple devices. Interrupt Nesting explanation with diagram - 3 marks, Daisy Chaining explanation with diagram - 3 marks)

1 POLLING

- · The IRO (interrupt request) bit in the status register of device is set to when a device is requesting an interrupt. The Interrupt service routine polls the I/o devices connected
- . The first device concountered with the IRO bit set is serviced and ISR is invoked.
- · It is easy to implement, but too much time is spent on checking the IRO of all derices, though some derices may not be requesting service.

W VECTORED INTERRUPTS

· Device requesting an interrupt identifies itself directly to the processor.

(4 to 8 bils)

The device sends a special code to the processor over the bus.

- · The code contains o identification of the device, starting address of ISR, address of the branch to ISR lig ISR not at that location).
- The evention pointed to by the intersupting derice is used to store the starting address of the intercept service routine. This address is called interrupt vector. Provessor reads it and loads it into PC
- & when the processor is leady to receive intercupt-vector code, it a may activate intersupt-acknowledge ene, INTA. The 2/0 derice responds by sending its intersuptvector code and truning off the INTR stynal,

@ SNTERRUPT NESTING

- · Disabling Intercupts during execution of the ISR may not favor devices which need immediate attention. eg, keeping track of time of day.
- · Pre-emption of low priority interrupt by another higher priority interrupt is known as Interrupt nesting. · only interrupts requests of higher priority will be accepted during execution of ISR of lower priority interrupt. · A priority level is assigned to processor which is the priority
 - of the program that is currently being executed. Duly higher priority interrupts than this are accepted.
- · Processors priority is encoded in a few bits of processor

status word which can be changed by program instruction called privileged instructions, which can be executed only while processor is running in supervisor mode (ie. when executing OS routines) · An attempt to execute a privileged instruction while user mode leads to a special type of interrupt called a privilege exception. · A multiple-priority ocheme can be implemented by using separate interrupt request and interrupt-acknowledge lines for each olivice. each interrupt - request thes is assigned a different priority level. Intersupt requests seceived over these lines are kent to a priority aron arbitration circuit in the processor. A request is accepted only if it has a higher priority level than that currently assigned to the processor. NTR b Deviced INTAL 1 ATT9 P Priority out Hatin Implementation of interrupt priority wing individual interrupt request, and acknowledge (9) DAISY CHAINING · The interrupt sequest line INTR is the devices. · The intercupt acknowledgement sine INTA is a devices in a daisy drain war INTA propagates serially through the derices electrically closest to the gots high priority-· los priority device may have a danger of Derrice

Page 14 of 18

PART E

9 (a) With a neat diagram, explain I/O interface for an I/O device. Also, explain various registers involved in it.

[10] CO2

L2

(I/O interface diagram- 2marks, interface explanation- 3 marks, Registers diagram- 2 marks, registers explanation- 3 marks)

Hardware required to connect an i/o device to the busi Address lines mala lines Control lines Dota & Control Address contra agricus Input device ITO indefece for an input derice Address decoder - Enables the device to recognize its address when this address appears on address lines Data register - Holds the data being transferred to or from the processor Status register Contains information relevant to the operation of The address decoder, the data & status registers and control circuity the ito device required to coordinate ito transfers constitute the derice's interface arunt DataIN Data Out DIED KIED SOUT SIN Status DEN KEN

Registers: DATAIN DATAOUT, STATUS, CONTROL Flags: - SIN, SOUT - Provide status information for keyboard & display unit.

KIRG, DIRO - Keybrard, Display Interrupt bits DEN, KEN - Keybrard, Display Enable bits

OR

10 (a) What is an Interrupt? With an example, illustrate the concept of interrupt. (Definition- 1 marks, Explanation using example or a program- 9 marks)

[10]

CO2 L2

In program-controlled sto processor repeatedly tests the durce status. During this wait Loop, pooreson is not performing any useful computation. There are many sometions where other tasks can be performed while waiting for the I/O device to become ready. 2/0 device may abest the processor when it becomes ready. This alest may be sent using a hardware signel called an interrupt to the processor. Generally, at least one of the Lous control lines, called an interrupt request line, & usually dedicated for this purpose. Since the processor is no longer required to continuously check the status of external devices, it can use the wasting period to perform other useful functions · When 210 device is ready, it sends the INTERRUPT signal to processor via a dedicated control line. · Processor informs the device that its request has been recognized so that it may remove its intersupt-request signal. This can be done in two ways: -> Processor may send a special control signal (interrupt -acknowledge signal) is bus to device. -> Instruction in the interrupt - service runtine (IBR) accesses a status or data register in the device interface; implicitly informing the device that its interrupt request has been recognized. · ISP is executed. Intercupt - service routine is the routine which is executed in response to an

interrupt request.

```
Program: It consists of 2 noutines.
   COMPUTE - produces a set a n lines of output.
   PRINT - send lines of output to printer, one line at
       a time.
without interrupte
     COMPUTE produces n lines.
      PRINT sends billine
     (wait for it to be printed)
            send and line
     (wait for it to be printed)
       so send nothline
       ( wait for it to be priviled)
    COMPUTE produces next in lines.
    PRINT sends 18t line
           (wait)
             send and ene.
             (wait)
             send nother
            (tipes) teeses
     go on.
 with interrupte Overlapping printing and computation.
   i.e., execute COMPUTE routine usule printing is in progress.
  COMPUTE produces in lines
   PRINT send lot line
            (suspend PRINT)
    COMPUTE next in lines, printer printing
     Ib printer ready, send ISK
         COMPUTE interrupted
      PRINT send and line.
           (suspend print)
      COMPUTE next in lines , printer printing
          So on
```

	Move Clear	#UNE, PNTR	Initialize buffer pointer clear end-of-line indicator
	Bitset	# 2, CONTROL	Enable Keyboard interrupts
	Bitset	#9,15	Set interrupt-enable litin PS
Interrupt -	service routing		
	MoveMultiple	RO-RI, -(SP)	Save registers to E KI on stack
	Move	PNTR, RO	wad address pointer
	MoveByte	DATAIN, RI	get input character and
	Mare by te	R1, (R0)+	store it in memory.
	Move	RO, PNTR	update pointer
	Comparely Boran is t	fle #\$00, R1	check if Carriage Return
	Move		Indicate and of line.
	BitClear		Disable Kayboard interrupt
87		chiple (SP)+, RO-RI	Restore registers RO and RI.