


ANALOG & DIGITAL ELECTRONICS  
(15CS32)

Improvement Test - NOV. 2017  
(Scheme & Solution)

1. Explain the working of an N-channel EmosFET with neat diagram. Explain with diagram output characteristics of the same. (10)


Sol

Construction: 2 marks




Working of N-channel EmosFET: 6 marks

Case 1:  $V_{GS}=0$ ,  $V_{DS} > 0V$




When  $V_{GS}=0V$  &  $V_{DS}$  is positive there is no Drain current, as there is no channel available for flow of Drain current. Hence E-mosFET are also referred to as off-mosFETs as they do not conduct when  $V_{GS}=0V$

Case 2:  $V_{GS} > 0V$ ,  $V_{DS} > 0V$



When a positive gate-source voltage ( $V_{GS}$ ) is applied, electrons in the P-type substrate will accumulate near the surface of SiO<sub>2</sub> layer. As the value of  $V_{GS}$  is increased more & more electrons accumulate leading to an enhanced flow of Drain current.


Output characteristics of N-channel MOSFET: 3 marks




2.(a) Explain OP-amp relaxation oscillator with a neat diagram (5)

Sol: Relaxation oscillator produces a non-sinusoidal output whose time period is dependent on the changing time of the capacitor. Definition: 1 mark (2)

circuit diagram: 2 marks



waveform



Explanation: 2 marks


The expression for time period of o/p waveform

is given by


$$T = 2RC \ln\left(\frac{1+\beta}{1-\beta}\right)$$

$$\text{where } \beta = \frac{R_1}{R_1 + R_2}$$

circuit diagram: 2 marks



waveform



Explanation: 2 marks

The expression for time period of o/p waveform

is given by

$$T = 2RC \ln\left(\frac{1+\beta}{1-\beta}\right)$$

$$\text{where } \beta = \frac{R_1}{R_1 + R_2}$$

- The voltage at non inverting i/p of opamp is  $+V_{sat} \times \frac{R_1}{(R_1+R_2)}$


This forces the o/p to stay in positive saturation as the capacitor C is initially in fully discharged state.

- Capacitor C starts changing towards  $+V_{sat}$  through R.
- The capacitor starts discharging after reaching zero, it begins to discharge towards  $-V_{sat}$ .

- (b) Explain the working of peak detector circuit with a neat diagram. (5)

Sol: Peak detector circuit produces a voltage at the output equal to peak amplitude of the input signal. Def<sup>n</sup>: 1 mark

Circuit Diagram: 2 marks



Explanation: 2 marks

- The clipper produces the positive half cycles.
- During this period, the diode is forward biased.

③

- The capacitor rapidly charges to the positive peak from the o/p of opamp.
- As the i/p starts decreasing beyond the peak, the diode gets reverse biased, thus isolating the capacitor from the o/p of opamp.
- The capacitor now discharge only thr' the resistor (R) connected across it.

3. find Prime Implicants & essential prime implicants for the following function using Quine Mc-cluskey method & write the final SOP expression. The given function is:  $\Sigma m(0,1,3,4,5,7)$  (10)

Sol:

A	B	C	
0	0	0	(0) (H)
0	0	1	(1) (L)
0	1	1	

Step 3

$$\begin{array}{l}
 \begin{array}{lll}
 A & B & C \\
 \hline
 - & 0 & - \\
 - & 0 & - \\
 \hline
 \end{array} \\
 \begin{array}{l}
 (0,1,4,5) \\
 (0,4,1,5) \\
 \hline
 - - 1 \\
 (1,3,5,7) \\
 - - 1 \\
 (1,5,3,7)
 \end{array}
 \end{array}$$

<u>Step 1</u>			<u>Step 2</u>		
A	B	C	A	B	C
0	0	0	0	0	- (0,1)
-	0	1	-	0	0 (0,4)
0	-	1	0	-	(1,3)
-	0	1	-	1	(1,5)
1	0	-	1	0	- (4,5)
-	1	1	-	1	(3,7)
1	0	1	1	-	(5,7)
-	1	1	1	-	
1	1	1	1	-	
-	-	-	1	-	(5,7)

Steps → 6 marks

Prime implicants

$\overline{B}, C \leftarrow 2 \text{ marks}$

$$\therefore Y = \overline{B} + C \leftarrow 2 \text{ marks}$$

(4)

4. Simplify the following logic expression using K-map method and write the SOP/POS expression as applicable (05+05)

(a)  $f(A,B,C,D) = \sum m(1,3,5,7,8,9,11,13,14,15)$  5 marks

	$\bar{C}\bar{D}$	$\bar{C}D$	$CD$	$C\bar{D}$
$\bar{A}\bar{B}$	0	1	1	0
$\bar{A}B$	0	1	1	0
$A\bar{B}$	0	1	0	1
$AB$	1	1	1	0

$$Y = \underline{\underline{D + ABC + A\bar{B}\bar{C}}}$$

(b)  $f(w,x,y,z) = \overline{\prod M(2,5,6,7,8,11,13,14)}$  5 marks


	$\bar{y}\bar{z}$	$\bar{y}z$	$y\bar{z}$	$yz$
$\bar{w}\bar{x}$	1	1	0	0
$\bar{w}x$	1	0	0	0
$w\bar{x}$	1	0	1	0
$wx$	0	1	0	1

$$Y = \underline{\underline{(w+\bar{y}+z)(\bar{x}+\bar{y}+z)(w+\bar{x}+\bar{z})(\bar{x}+y+\bar{z})(\bar{w}+x+y+z)}} \\ (\bar{w}+x+\bar{y}+\bar{z})$$


5. What is Demultiplexer? Explain with a neat diagram 1:8 Demux. (05)

Sol. A Demux is a combinational logic circuit that has one input and n output.

for  $2^n$  outputs there will be 'n' select inputs. (2 marks)




1:8 Demux (3 marks)



- The select inputs can range from 000 to 111.
- Based on the select input, the data input will be transmitted to one of the output lines.
- A stroke input is given to a Demux in order to activate it.
  - if stroke is low - Demux works
  - if stroke is high - Demux is deactivated.

(b) Design 1-to-8 Demux using 1-to-4 Demux (as) (5 marks)



6.(a) write the Verilog program for the given Boolean expression using dataflow modeling

(i)  $Y = (A+B+C)(BC)$  (5 marks)

Sol module ABC(A,B,C,Y);


input A,B,C;

output Y;

assign Y=((A|B|C)&(B&C));

endmodule.

(ii) 5 marks



Sol: module ABC; (A,B,Ci,S,Co);

input A,B,Ci;

output S, Co;

assign S = (A&B)&Ci;

assign Co = ((A&B)&Ci) | (A&B);


endmodule.

7(a) using EVM Technique Solve the Boolean function

$F(A,B,C) = \sum m(1,2,5,6,7)$  & write the SOP Expression.

Sol

		C MEV	Y	← 2 marks	
A	B			→ C	→ $\bar{C}$
0	0	0	0		
0	0	1	1		
0	1	0	1		
0	1	1	0	→ $\bar{C}$	
1	0	0	0	→ C	
1	0	1	1	→ C	
1	1	0	1	→ 1	




$$Y = \underline{\bar{B}C + B\bar{C} + AB} \quad \leftarrow 1 \text{ mark}$$


(b) Realize basic gates and NAND gate using NOR gates only (05)

Sol:


(a) NOT using NOR (1 mark)



(b) OR using NOR (1 mark)



(c) NAND using NOR (2 marks)



(d) AND using NOR (1 mark)

