SOLUTIONS OF I IAT QUESTION PAPER

1.a)

Micro Controller is a chip used in embedded systems, Programmed for specific applications. Its a byproduct of microprocessor. So it has all the features of microprocessor and added features such as memory, I/O ports, counters & clock circuits.

1M

i)

(i)	RISC	CISC
*	Reduced Instruction Set Computing chip.	* Complex Instruction Set Comput -ing chip.
*	Simple Instructions	* Ability to execute multi-step operations within one instructio
*	No. of instructions per program is high.	* No. of instructions per program is less.
*	Memory needed is high.	* Less Memory needed.
*	Ex: Apple, Microcontrollers	* Ex: Intel, Microprocessors, IBM

3M

ii)



Microprocessor	Microcontroller
. Heart of Computer System	• Heart of Embedded System
. Its just a processor. Memory & I/O Components have to be connected externally	. Mc has processor along with internal memory & I/o components.
. ckt becomes large	. Compact
. Power Consumption is high	. Mcs have power saving modes like idle mode & power saving mode. So power consumption is low
. Since memory & I/o components are all external, each instruct will need external operat - ion, hence it is relati- vely slower.	. Since components are internal, speed is fast.
. MP have less no of regist - ers, hence more operati- ons are memory based.	. Mcs have more nr of registers hence programming is easier.
. MPs based on Von- neumann model where program & data are stored in same memory module.	. Mc based on Harvard architecture where program & data memory are separate.

2 a)


8051 Architecture
Page
Arithmetic & Logic Unit
PSW
Special f" Registess. RAM
A
B
8-bit data & add bus
PC
DPTR
DPH, DPL
ROM
16 bit Address bus
Latch
Port 0
I/O
A0-A7
D0-D7
Port 1
I/O
Port 2
I/O
A8-A15
Port 3
I/O
Interrupts
Counters
Serial Data
RD, WR
Internal RAM structure
Byte Addresses
bit Addresses
Special F" registers
Register Bank-3
Reg-Bank-2
Reg Bank-1
Reg Bank-0
IE
IP
PCON
SBUF
SCON
TCON
TMOD
TL0
TH0
TL1
TH1
EA
ALE
PSEN
XTAL1
XTAL2
RESET
Vcc
GND
System Timing
System Interrupts
Timers
Data buffers
Memory Contrl
Port 3 memory Control

Specific features of 8051 Architecture.

- Eight bit CPU with registers A (Accumulator) and B.
- Sixteen-bit program Counter (PC) & data pointer (DPTR)
- Eight bit Stack pointer (SP)
- Internal ROM or EPROM (4K)
- Internal RAM of 128 bytes.
  - Four register banks, each containing 8 registers.
  - 16 bytes, which can be addressed at the bit level.
  - 80 bytes of general purpose data memory
- 32 i/o pins arranged as 4 - 8 bit ports $P_0 - P_3$.
- Two 16-bit Timer/counters: T_0 and T_1
- Full duplex Serial data receiver/transmitter : SBUF.
- Control registers: TCON, TMOD, SCON, PCON, IP & IE.
- Two external and three internal interrupt Sources.
- Oscillator & clock circuits.

Program Counter

* 16 bit Register, hold the address of inst^n which is to be executed.
* Pc is automatically incremented after every instruction byte is fetched & may also be altered by certain instruction.
* Pc is the only register that does not have an internal address.

DPTR (data pointer)

* 16 bit register made up of two 8-bit registers DPH & DPL, Points to add in Ext Mm
* External memory access.

A & B CPU registers

* Total 34 general-purpose / working register A, B & 32 Registers in Banks.
* A & B, holds result after many operations.
  1. Addition, Subtraction, mult^n & div^n
  2. Boolean bit manipulation.
  3. Data transfers between the 8051 & external memory.

Architecture diagram – 4M

Explaination – 6M

3 a.



Port 3

* 4o port.
* Alternate functions.

Pin	Alternate use	SFR
$P_{3.0}$ - RXD	Serial Data Input	SBUF
$P_{3.1}$ - TXD	Serial data output	SBUF
$P_{3.2}$ - $\overline{INT_0}$	External interrupt 0	TCON.1
$P_{3.3}$ - $\overline{INT_1}$	External interrupt 1	TCON.3
$P_{3.4}$ - T_0	External timer 0 input	TMOD
$P_{3.5}$ - T_1	External timer 1 input	TMOD
$P_{3.6}$ - $\overline{WR}$	External memory write pulse	-
$P_{3.7}$ - $\overline{RD}$	External memory read "	-

For listing the names of the pins - 2 M

Explain briefly about each pin. 2 M

3b.

a. XCHD A, @R0 ⇒ Exchanges the lower nibbles of A's content and content of the memory location pointed by R0. Indirect addressing mode.
1 byte memory required

b. MOVC A, @A+DPTR ⇒ Reading from Code memory
The content of A and DPTR are added to make the complete address, from where data is read into A.
* Indirect addressing mode, * 1 byte required.

c. ADDC A, @R0 ⇒ Add content of A & Content of memory location pointed by R0 along with C.
* Indirect addressing mode, 1 byte required

Operation explaination - 1M

Addressing mode - 0.5 M

Number of bytes - 0.5M total 2M for each instruction.

2*3=6

4. Explain how to interface 8K ROM and 4K RAM memory to 8051.

Soln: Diagram of connection -4M

Timing diagram-2M

Explaination – 4M

Note: The following diagram shows connecting 16k ROM anf 8k RAM , but in exam its asked for 8k ROM and 4K RAM. For connecting 8K ROM memory 13 (A0-A12) address bits are required and for 4k RAM memory 11 (A0-A11) address bits are required.

Connecting external memory



fig: External Memory Connection

* ROM may be expanded to 64k by using 27512 type EPROM & connecting port 2 upper address lines A_{14} - A_{15} to the chip.
* RAM may be expanded to 64 K-using 62864 chip.



Fig: External Memory Timing.

5. a Explain the working of Port0.0 bit . 5M



Explanation

Port 0: (A) By default all are i/p ports

a. Port 0 as i/p – 1 is written to the latch. So both mosfets are off. Hence output pins have floats. hence whatever data written on pin is directly read by read pin.

b. Port 0 as an o/p port → output port. If we want to write 1 on pin of Port 0, 1 is written to the latch which turns off the lower FET.
* '0' control signal turns off upper FET So we get floating value So to convert that floating value into logic '1' we need to connect the pull up resistor parallel to upper FET. Its done only when Port 0 initialized as Output Port.

If we want to write '0' on pin of port 0, when '0' is written to the latch, the pin is pulled down by the lower FET. Hence o/p becomes zero

c. add/data → control is 1, add/data bus control the output driver FETs.
If bit is '0' → upper FET is OFF → o/p 0
lower FET is ON



5. b What is stack memory. Explain PUSH and POP instructions in stack memory.

Soln= Definition of stack memory – 1M

Push and Pop- 2M each

PUSH and POP operation of stack memory in microcontroller

it s part of RAM in which data will store temporary during execution of program.

STACK work on last in first out principal.to store and retrieve data during program execution in stack push and pop instruction work for it.

PUSH:

its used to store data into stack.

POP:

to retrieve data from stack.

SP:

stack pointer is 8 bit register which store value of top of the stack.

by default stack pointer contain 07h.

PUSH AND POP OPERATION:

PUSH:

using push operation stack pointer increased first and then content of register or memory will store on that stack location which stored in SP.



here SP contain =07h

PUSH R6;SP increased by one and contain of R6 store into 08 location.

PUSH R1;SP increased again by one and contain of R1 stored into 09 location.

PUSH R4;SP increased again by one and contain of R4 stored into 0A location.

POP:

In this retrieve data first and then stack pointer decreased by one.

if we write

POP 20h;then content at 0Ah location will copy into 20h then stack pointer decrease by 1.

POP 21h;then content at 09h location will copy into 21h then stack pointer decrease by 1.

6. a Explain the data types and assembly directives in 8051 06 marks

p0

8051 Data Types and Directives

Datatype

8051 has only one data type. It is 8 bits.

Directives

Assembler directives give directions to the assembler. The machine codes are not generated for assembler directives in program.

1. DB (define byte)

It is used to define the 8 bit data. When DB is used to define data, the numbers can be in decimal, binary, hex or ASCII formats.

```
        ORG 500H
DATA1:  DB  28          // decimal
DATA2:  DB  00110101B   // Binary
DATA3:  DB  39H         // HEX
DATA4:  DB  "2959"      // ASCII
        ORG 518H
DATA5:  DB  "My Name is Joe"  // ASCII characters
```

[MOV DPTR, #DATA1
CLR A
MOVC A, @A+DPTR]

classmate
Date
Page

* The DB directive is the only directive that can be used to define ASCII strings larger than two characters.
* Either single or double quotes can be used around ASCII strings.

2. ORG (origin)

The ORG directive is used to indicate the beginning of the address. The number that comes after ORG can be either in hex or in decimal. If number is not followed by H, it is decimal and the assemblers will convert it to hex.

Some assemblers use ".ORG" instead of "ORG" for the origin directive.

3. EQU (equate)

This is used to define a constant without occupying a memory location. The EQU directive does not set aside storage for a data item but associates a constant value with a data label so that when the label appears in the program its constant value will be substituted for the label.

COUNT EQU 25

MOV R3, #COUNT

When executing the instruction "MOV R3, #COUNT", the register r_3 will be loaded with the value 25

* If programmer wants to change the 'count' value, by the use of EQU, he can change it once & assembles will change all of its occurances, rather than changing of each & every ocurance.

END directive.

* This indicates to the assembles the end of the source file. Its the last line of 8051 program, meaning that in the source code anything after the END directive is ignored by the assembler.
* Some assemblers use ".END" instead of "END".

6. b . Calculate the time required for executing a 2 machine cycle instruction if frequency is

a. 12Mhz b. 11.0592m

solution-

Time for 2 machine cycle = Time for 2 machine cycle *2

= (1/frequency)*12d *2

a. 12Mhz.
   =(1/12Mhz)*12*2=2 micro sec
b. 11.0592 MHz
   =(1/11.0592Mhz)*12*2= 2.17micro sec

7. a)

7a. Show the stack contents, SP contents and contents of any register affected after each step of the following sequences of operation.

MOV 81H, #70H → SP = 70H

MOV R5, #30H → R5 = 30H

MOV A, #44H → A = 44H

ADD A, R5 → A = A + R5 = 74H

MOV R4, A → R4 = 74H

PUSH 4 → SP = 71H, 71H = 74H (R4 Content)

PUSH 5 → SP = 72H, 72H = 30H (R5 Content)

POP 4 → 04H = 30H or R4 = 30H.
SP = 71H.

7. b Explain the PSW in 8051 micro controller

2 marks - PSW Structure

2 marks - Explaination

Flags and the Program Status Word (PSW)

Flags are 1-bit registers provided to store the results of certain program instructions. Other instructions can test the condition of the flags and make decisions based on the flag states. In order that the flags may be conveniently addressed, they are grouped inside the program status word (PSW) and the power control (PCON) registers.

The 8051 has four math flags that respond automatically to the outcomes of math operations and three general-purpose user flags that can be set to 1 or cleared to 0 by the programmer as desired. The math flags include Carry (C), Auxiliary Carry (AC), Overflow (OV), and Parity (P). User flags are named F0, GF0, and GF1; they are general-purpose flags that may be used by the programmer to record some event in the program. Note that all of the flags can be set and cleared by the programmer at will. The math flags, however, are also affected by math operations.

The program status word is shown in Figure 3.4. The PSW contains the math flags, user program flag F0, and the register select bits that identify which of the four general-purpose register banks is currently in use by the program. The remaining two user flags, GF0 and GF1, are stored in PCON, which is shown in Figure 3.13.

Detailed descriptions of the math flag operations will be discussed in chapters that cover the opcodes that affect the flags. The user flags can be set or cleared using data move instructions covered in Chapter 5.

7	6	5	4	3	2	1	0
CY	AC	F0	RS1	RS0	OV	—	P

The Program Status Word (PSW) Special Function Register

Bit	Symbol	Function
7	CY	Carry flag; used in arithmetic, jump, rotate, and Boolean instructions
6	AC	Auxiliary Carry flag; used for BCD arithmetic
5	F0	User flag 0
4	RS1	Register bank select bit 1
3	RS0	Register bank select bit 0
		RS1 RS0
		0 0 Select register bank 0
		0 1 Select register bank 1
		1 0 Select register bank 2
		1 1 Select register bank 3
2	OV	Overflow flag; used in arithmetic instructions
1	—	Reserved for future use
0	P	Parity flag; shows parity of register A: 1 = Odd Parity
		Bit addressable as PSW.0 to PSW.7

FIGURE 3.4 • PSW Program Status Word Register

8. a) Exchange the contents of R5 and R6 register contents with any four different methods.

2.5 M for each method. 2.5 *4 =10M



6 b.

a. 12 MHz.

1. Method 1 :- Using Temporary Reg R_4

```
MOV A, R5
MOV R4, A      // R4 ← R5
MOV A, R6
MOV R5, A      // R5 ← R6
MOV A, R4
MOV R6, A      // R6 ← R4
```

Method 2: Using Direct addressing mode, using 10H Temporary memory location.

```
MOV 10H, 05H
MOV 05H, 06H
MOV 06H, 10H
```

Method 3 – Using Stack memory

```
PUSH 06H      SP = 08 = R6 content
PUSH 05H      SP = 09 = R5 content
POP  06H      06H = R5 content, SP = 08H
POP  05H      05H = R6 content, SP = 07H
```

Method 4 - Using exchange instruction.

```
XCH A, R6          MOV A, R6
XCH A, R5     OR   XCH A, R5
XCH A, R6          MOV R6, A
```