

Internal Assesment Test - II

Sub:	BASIC ELECTRONICS	Code:	15ELN15
Date:	02/10/2016	Duration:	90 mins
		Max Marks:	50
		Sem:	I
		Section:	L, M, N, O

Answer Any FIVE FULL Questions

	Marks	OBE	
		CO	RBT
1.(a) Design a fixed Current bias circuit with $V_{CE}=5V$ and $I_C=3mA$ when supply voltage is 12V. Assume Si transistor with $\beta=60$ .	[6]	CO3	L3
(b) Calculate the DC Load line and determine the Q-point values for the base bias circuit with $V_{CC}=20V$ , $R_B=430 k\Omega$ and $R_C=2 k\Omega$ and $\beta=100$ .	[4]	CO3	L3
2. For the voltage divider bias circuit shown in Fig. 1, find the value of $V_E$ , $I_C$ , $V_{CE}$ and $V_C$ using approximate method(Assume Si transistor)	[10]	CO3	L3,L4
3(a) List and explain all Ideal Characteristics of Operational Amplifier.	[5]	CO3	L1,L2
(b) Write Short note on any one :- (i) Integrator (ii) Inverting Adder	[5]	CO3	L1, L2
4. Write expressions for output voltage at points A, B, C, D and E from the circuit shown in Fig. 2	[10]	CO3	L3





Fig:-1



5. Convert one number system to other as stated below :- [10]
- (a)  $(11101010)_2 = ( \quad )_{10}$
- (b)  $(01010011)_2 = ( \quad )_8$
- (c)  $(5E)_{16} = ( \quad )_{10}$
- (d)  $(4D)_{16} = ( \quad )_2$
- (e)  $(12.23)_{10} = ( \quad )_2$
- 6(a) Simplify the given expression and Implement using NAND Gate only [5]
- $$ABC + BC + ACD + \bar{A}CD + CD$$
- (b) What is Half Adder. Explain it with the help of Truth Table and Logic Diagram [5]
7. What is a Flip-Flop. Explain the operation of S-R Flip Flop using Truth Table and Circuit Diagram [10]
8. Write Short note (any two) [10]
- (i) Latch
- (ii) De-Morgan's Theorem
- (iii) Full Adder

	CO4	L3
	CO4	L3
	CO4	L1
	CO4	L1
	CO4	L1,L2

Course Outcomes		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	PO9	PO10	PO11	PO12
CO1:	Appreciate the significance of electronics in different applications.	1	0	0	0	0	0	0	0	0	0	1	0
CO2:	Understand the working principle of diode and apply them to design rectifiers, filter circuits and wave shaping circuits	3	0	2	0	0	0	0	0	0	1	0	0
CO3:	Design simple circuits like amplifiers (inverting and non inverting), adders, integrators and differentiator using OPAMPs	3	0	2	0	0	0	0	0	0	1	0	0
CO4:	Compile the different building blocks in digital electronics using logic gates and implement simple logic function using basic universal gates	2	0	0	0	0	0	0	0	0	1	0	0
CO5:	understand the functioning of a communication system and different modulation techniques	0	0	0	0	0	0	0	0	0	1	0	0
CO6:	understand the basic principles of different types of transducers	0	0	0	0	0	0	0	0	0	1	0	0

Cognitive level	KEYWORDS
L1	List, define, tell, describe, identify, show, label, collect, examine, tabulate, quote, name, who, when, where, etc.
L2	summarize, describe, interpret, contrast, predict, associate, distinguish, estimate, differentiate, discuss, extend
L3	Apply, demonstrate, calculate, complete, illustrate, show, solve, examine, modify, relate, change, classify, experiment, discover.
L4	Analyze, separate, order, explain, connect, classify, arrange, divide, compare, select, explain, infer.
L5	Assess, decide, rank, grade, test, measure, recommend, convince, select, judge, explain, discriminate, support, conclude, compare, summarize.

PO1 - Engineering knowledge; PO2 - Problem analysis; PO3 - Design/development of solutions; PO4 - Conduct investigations of complex problems; PO5 - Modern tool usage; PO6 - The Engineer and society; PO7- Environment and sustainability; PO8 - Ethics; PO9 - Individual and team work; PO10 - Communication; PO11 - Project management and finance; PO12 - Life-long learning

①



# Basic Electronics IAT-2 Solutions


JAGRATI GUPTA  
ECE DEPT.

Q.1 Answer

1.(a)

$$\beta = 60$$

$$R_B = ? , R_C = ?$$



Applying KVL at input side of common transistor

$$\Rightarrow R_B = \frac{V_{CC} - V_{BE}}{I_B}$$

$$R_B = \frac{12 - 0.7}{I_B}$$

$$\left[ I_B = \frac{3 \text{ mA}}{60} \right]$$

$$R_B = \frac{11.3 \times 60 \times 10^3}{3}$$

$$\left[ R_B = 226 \text{ k}\Omega \right]$$

Also,

$$V_{CC} = I_C R_C + V_{CE}$$

$$12 = 3 \times 10^{-3} \times R_C + 5$$


$$\left[ R_C = 2.33 \text{ k}\Omega \right]$$

1.(b)

We have,

$$I_B = \frac{V_{CC} - V_{BE}}{R_B}$$

$$\left[ I_B = \frac{20 - 0.7}{430 \text{ k}\Omega} = 44.88 \mu\text{A} \right]$$



$$I_C = \beta I_B$$

$$I_C = 100 \times 44.88 \mu A = 4.488 \text{ mA}$$

Applying KVL, we have,

$$V_{CC} = I_C R_C + V_{CE}$$

$$20 = 4.48 \times 10^{-3} \times 2 \times 10^3 + V_{CE}$$

$$\boxed{V_{CE} = 11.04 \text{ V}}$$


So, Q Point  $(I_C, V_{CE}) = Q(4.48 \text{ mA}, 11.04 \text{ V})$

### Load line

$$V_{CC} = I_C R_C + V_{CE}$$

At  $I_C = 0 \Rightarrow V_{CE} = V_{CC} = 20 \text{ V}$

At  $V_{CE} = 0 \Rightarrow I_C = \frac{V_{CC}}{R_C} = \frac{20}{2 \times 10^3} = 10 \text{ mA}$



Ans. 2  
 By Approximate method  

$$V_B = \left( \frac{R_2}{R_2 + R_1} \right) V_{CC}$$




Fig. 1

(3)



$$V_B = \left( \frac{12}{12+33} \right) 18 = 4.8 \text{ V}$$

$$\Rightarrow V_B = V_{BE} + V_E$$

$$\Rightarrow \boxed{V_E = 4.8 - 0.7 = 4.1 \text{ V}}$$

$$\Rightarrow V_E = I_E R_E$$

$$\Rightarrow \boxed{I_E = \frac{4.1}{1 \text{ k}\Omega} = 4.1 \text{ mA}}$$

$$\Rightarrow \boxed{I_C \approx I_E = 4.1 \text{ mA}} \rightarrow \text{since Approximate Analysis.}$$

$$\Rightarrow \text{KVL :- } V_{CC} = I_C R_C + V_C$$


$$\Rightarrow V_C = 18 - 4.1 \times 10^{-3} \times 1.2 \times 10^3$$

$$\rightarrow \boxed{V_C = 13.1 \text{ V}}$$

$$\rightarrow \boxed{V_{CE} = V_C - V_E = 13.1 - 4.1 = 9 \text{ V}}$$

So,  $V_E = 4.1 \text{ V}$ ,  $I_C = 4.1 \text{ mA}$ ,  $V_C = 13.1 \text{ V}$ ,  $V_{CE} = 9 \text{ V}$

Ans-3 Ideal opamp characteristics



### ① Infinite Voltage Gain :- ( $A_{OL}$ )

$$A_{OL} = \infty$$

$$A_{OL} = \frac{V_o}{V_d} = \frac{V_o}{V_1 - V_2} = \infty.$$

It is differential open loop gain and is infinite for an ideal opamp. Open loop gain is the gain of the opamp in the absence of feedback from output to the inverting pin of i/p.

### ② Infinite Input Impedance :- ( $R_{in} = \infty$ )

Infinite Input Impedance ensures that no current can flow into an ideal op-amp. The input impedance is denoted as  $R_{in}$ . It is the impedance that is offered at the input stage of the opamp circuit.

### ③ Zero output impedance :- ( $R_o = 0$ )

This ensures that the output voltage of the op-amp remains same irrespective of the value of the load resistance connected.

It is zero for an ideal opamp, and is denoted by  $R_o$ .

### ④ Zero offset voltage :- ( $V_{ios} = 0$ )

Whenever both the i/p terminals of the op-amp are grounded, ideally, the output voltage should be zero. However, in this condition, the practical opamp shows a small non-zero output voltage.

→ To make this output voltage zero, a small voltage in mV is required to be applied to one

of the input terminals. Such a voltage makes output exactly zero. This d.c voltage which makes the output voltage zero, when the other terminal is grounded is called as input offset voltage ( $V_{ios}$ ).




Fig (a)  $V_0 = V_{ios}$  although  $V/P$  voltages = 0




Fig (b)  $\rightarrow$  For making  $V_0 = 0$   $V_{ios}$  is applied at input  $P_{in}$ .

### Infinite Bandwidth:-

The range of frequency over which the amplifier performance is satisfactory is called Bandwidth. For ideal opamp, Bandwidth should be infinite.

### Infinite CMRR:-

CMRR is called Common Mode Rejection Ratio i.e the ratio of differential gain and common mode gain. Thus, infinite CMRR of an ideal opamp ensures zero common mode gain.

$\rightarrow$  It is the ability of an op-amp to reject a common mode signal.

$$CMRR = \frac{|A_d|}{A_{cm}}$$

or  $\left[ CMRR(dB) = 20 \log_{10} \left[ \frac{|A_d|}{A_{cm}} \right] \text{ dB} \right]$

For Ideal OPAMP :-  $\left[ CMRR = \infty \right]$  as  $\left[ A_{cm} = 0 \right]$



### Infinite Slew Rate :- ( $S = \infty$ )

→ This ensures that the changes in the output voltage occur simultaneously with the changes in the input voltages.

→ When the input voltage applied is step type which changes instantaneously then the output also must change rapidly as input changes. If output does not change with the same rate as input then there occurs distortion in the output. Such distortions are undesirable.

$$\text{Slew Rate (S)} = \left. \frac{dV_o}{dt} \right|_{\text{maximum}}$$

It is expressed in  $\mu\text{V}/\mu\text{sec}$ .

Ideal value of S is  $\infty$  (Infinite).

### Power Supply Rejection Ratio (PSRR = 0)


It is defined as the ratio of change in input offset voltage due to the change in supply voltage producing it - keeping other power supply voltage constant. It is called as power supply sensitivity.

→ Expressed in  $\text{mV}/\text{V}$  or  $\mu\text{V}/\text{V}$

→ Ideal value of PSRR = 0.

### Voltage Transfer Characteristics of opamp :-

$A_{OL}$  is  $\infty$  for an opamp.




→ But because of saturation property of

Ans-3  
 x (b)

(i) Integrator :-

The o/p voltage  $V_o$  is the integration of input voltage.



→  $V_A = 0 = V_B = 0$  (Virtual Ground Concept)

KCL at node B, we have,

$$I_1 = I_F$$

$$\frac{V_1 - 0}{R_1} = C_F \frac{d(0 - V_o)}{dt}$$


$$\Rightarrow -\frac{dV_o}{dt} = \frac{1}{R_1 C_F} V_1$$

Integrating  $\int dt$ ,

$$\boxed{V_o = -\frac{1}{R_1 C_F} \int V_1 dt + C}$$

So, output is integration of the input  $V_1$ .

Ans-3 (B)

 (ii) Inverting Adder

 $v_1, v_2, v_3 \rightarrow$  inputs.

 $v_o \rightarrow$  O/P of opamp.

$$V_A = V_B = 0$$

KCL

$$I_1 + I_2 + I_3 = I_F$$

$$\frac{v_1}{R_1} + \frac{v_2}{R_2} + \frac{v_3}{R_3} = -\frac{v_o}{R_F}$$

$$v_o = -\frac{R_F}{R_1} v_1 - \frac{R_F}{R_2} v_2 - \frac{R_F}{R_3} v_3$$

 When  $R_1 = R_2 = R_3 = R_F = R$ 

$$v_o = -(v_1 + v_2 + v_3)$$

~~Ans-4~~

$$V_A = -\frac{1K}{1K\Omega} V_1 = -V_1$$

[Inverting Amplifier]

$$V_B = \frac{-1}{10^6 \times 10^6} \int_0^t v_2 dt = -\int_0^t v_2 dt$$

[Integrator]

(9)



$$\rightarrow V_C = \left(1 + \frac{2k\Omega}{1k\Omega}\right) V_3 = 3V_3$$

[Non-Inverting Amplifier]

$$\rightarrow V_D = 0 \quad [\text{Virtual Ground concept}]$$

$$\rightarrow V_E = -\frac{1k\Omega}{1k\Omega}(-V_1) - \frac{1k\Omega}{1k\Omega} \int_0^t -V_1 dt - 3V_3$$

$$\boxed{V_E = V_1 + \int_0^t V_1 dt - 3V_3}$$

Ans-5

$$(a) \begin{pmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \end{pmatrix}_2 \rightarrow ( )_{10}$$

$\begin{matrix} 2^7 & 2^6 & 2^5 & 2^4 & 2^3 & 2^2 & 2^1 & 2^0 \end{matrix}$

$$2^7 \times 1 + 2^6 \times 1 + 2^5 \times 1 + 2^3 \times 1 + 2^1 \times 1$$

$$= (234)_{10}$$

$$(b) \begin{pmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 \end{pmatrix}_2 \rightarrow ( )_8$$

$\begin{matrix} \downarrow & \downarrow & \downarrow \\ 1 & 2 & 3 \end{matrix}$

$$(123)_8$$

$$(c) \begin{pmatrix} 5 & E \end{pmatrix}_{16} \rightarrow ( )_{10}$$

$\begin{matrix} \downarrow & \downarrow \\ 16^1 & 16^0 \end{matrix}$



$$16^1 \times 5 + 14 \times 16^0 = (94)_{10}$$



(d)  $(4D)_{16} \rightarrow ( )_2$   
 $01001101$

$\Rightarrow (01001101)_2$


(e)  $(12.23)_{10} \rightarrow ( )_2$



$\Rightarrow (1100.0011)_2$

Ans-6  
 (a)

$$\begin{aligned}
 & ABC + BC + AC\bar{D} + \bar{A}C\bar{D} + C\bar{D} \\
 & BC(1+A) + C\bar{D}(A+1) + \bar{A}C\bar{D} \\
 & = BC + C\bar{D} + \bar{A}C\bar{D} = BC + C\bar{D}(1+\bar{A}) \\
 & = BC + C\bar{D}
 \end{aligned}$$



↓  
 NAND implementation.

Ans-6 (b)

Half Adder is a combinational circuit which adds two inputs and output are Sum and Carry.

Truth Table


A	B	sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Equations

$$\text{Sum} = \bar{A}B + \bar{B}A = A \oplus B$$

$$\text{Carry} = A \cdot B$$

Logic Diagram



Ans-7

A Flip Flop is a Bistable sequential circuit that has two stable states that can be used to store state information.

→ It stores a single bit of data.

→ One of its two states represent a '1' and other a '0'.

### Logic Diagram




Fig - Flip (S-R) using NAND Gate.

~~Case-1~~

### Truth Table

clk	S	R	$Q_n$	$\bar{Q}_n$	
0	x	x	x	x	→ Hold
↓	0	0	$Q_n$	$\bar{Q}_n$	→ Reset
↓	0	1	0	1	
↓	1	0	1	0	→ Set
↓	1	1	∅	∅	→ Indeterminat State

### Operation

Case-1 Let say  $Q=1$ ,  $\bar{Q}=0$  and  $S=0$ ,  $R=0$ .

Thus  $clk=1$ ,

So, O/P of NAND Gate 1 = 1

" " " " " 2 = 1

" " " " " 3 = 1

" " " " " 4 = 0

So, it is in hold state.

Case-2  $clk=1, S=0, R=1$

O/P of Gate  
 $1 = 1$   
 $2 = 0$   
 $3 = 0$   
 $4 = 1$

So, output Q is at Reset State.

Case-3  $clk=1, S=1, R=0$ .

O/P of Gate  
 $1 = 0$   
 $2 = 1$   
 $3 = 1$   
 $4 = 0$

So, output Q is in Set state.

Case-4  $clk=1, S=1, R=1$

O/P of Gate  
 $1 = 0$   
 $2 = 0$   
 $3 = 1$   
 $4 = 1$


O/P  $Q=1$  and  $\bar{Q}=1$ , Not allowed condition

Ans-8

(i) Latch :-

Latch stores one bit of information. It doesn't contain any clock signal (a control signal). It has two stable states,





S	R	$Q_n$	$\bar{Q}_n$	
0	0	$Q_n$	$\bar{Q}_n$	Hold state
0	1	0	1	Reset "
1	0	1	0	set "
1	1	0	0	N.A (Invalid)

Case-I  $S=0, R=0,$   
 o/p of gate 1 = 1  
 " " " 2 = 0  
 So, Hold state.

Case-II  $S=0, R=1$   
 o/p of gate 1 = 0  
 " " " 2 = 1  
 So, Reset state

Case-III  $S=1, R=0$   
 o/p of gate 1 = 1  
 " " " 2 = 0  
 So, set state

Case-IV  $S=1, R=1$   
 o/p of gate 1 = 0  
 " " " 2 = 0  
 So, Invalid state.

Ans-8 (ii) De Morgan's Theorem.

(i)  $\overline{A+B} = \bar{A} \cdot \bar{B}$

Complement of the sum of inputs is equal to the product of complemented inputs.

A	B	$\overline{A+B}$	$\bar{A} \cdot \bar{B}$
0	0	1	1
0	1	0	0
1	0	0	0
1	1	0	0

(ii)  $\overline{A \cdot B} = \bar{A} + \bar{B}$

Complement of the products of inputs variable is equal to the sum of the complemented inputs.

A	B	$\overline{A \cdot B}$	$\bar{A} + \bar{B}$
0	0	1	1
0	1	1	1
1	0	1	1
1	1	0	0

Ans-8  
(iii) Full Adder

→ It has 3 inputs and two outputs  
i.e. sum and carry.

→ It is a combinational circuit.

A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\begin{aligned}
 \text{Sum} &= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in} \\
 &= C_{in}(\bar{A}\bar{B}) + \bar{A}(B\bar{C}_{in} + BC_{in}) \\
 &= \bar{A}(B \oplus C_{in}) + A(\bar{B} \oplus C_{in}) \\
 &= A \oplus B \oplus C_{in}
 \end{aligned}$$

$$\begin{aligned}
 \text{Carry} &= \bar{A}BC_{in} + A\bar{B}C_{in} + \bar{A}\bar{B}C_{in} + ABC_{in} \\
 &= C_{in}(A \oplus B) + AB(C_{in} + \bar{C}_{in}) \\
 &= (A \oplus B)C_{in} + AB
 \end{aligned}$$

