Q1. (a) List the steps needed to execute the machine instruction given below in terms of transfer between the components of processor, memory & some commands ADD LOCA, R0. Assume the instruction is stored in memory location 'INSTR'. (6)

- Transfer the contents of register PC to register MAR \bullet
- Issue a Read command to memory, and then wait until it has transferred the requested word into register \bullet **MDR**
- Transfer the instruction from MDR into IR and decode it
- _ Transfer the address LOCA from IR to MAR ٠
- _ Issue a Read command and wait until MDR is loaded
- _Transfer contents of MDR to the ALU \bullet
- _Transfer contents of R0 to the ALU
- Perform addition of the two operands in the ALU and transfer result into R0 \bullet
- Transfer contents of PC to ALU \bullet
- Add 1 to operand in ALU and transfer incremented address to PC. \bullet

(b) Brief about performance $\&$ its evaluation process.

Basic Performance Equation:

 $T = (N^*S) / R$

Where, T->Performance Parameter R→Clock Rate in cycles/sec N->Actual number of instruction execution S->Average number of basic steps needed to execute one machine instruction. To achieve high performance, N,S<R

Performance Measurement:

The Performance Measure is the time it takes a computer to execute a given benchmark. A non-profit organization called SPEC (System Performance Evaluation Corporation) selects and publishes representative application program.

 (4)

Running time on reference computer SPEC rating= Running time on computer under test

The Overall SPEC rating for the computer is given by,

 $1/n$ $\mathbf n$ SPEC rating= $(\Pi$ SPECi) | $i=1$

Q2. (a) Write the syntax for basic instruction types and assembly language for the $F = ax^2 + bx + c.$ (8)

(b) Define Bus.

A group of lines that serves as the connection path to several devices is called a Bus. A Bus may be lines or wires or one bit per line. The lines carry data or address or control signal.

There are 2 types of Bus structures. They are Single Bus Structure Multiple Bus Structure

Q3. Define Addressing modes and explain any 5 of its types. (10)

1. Register addressing mode - The operand is the contents of a processor register; the name (address) of the register is given in the instruction.

Example: MOVE R1.R2

This instruction copies the contents of register R2 to R1.

2. Absolute addressing mode - The operand is in a memory location; the address of this location is given explicitly in the instruction. (In some assembly languages, this mode is called Direct.)

Example: MOVE LOC,R2

This instruction copies the contents of memory location of LOC to register R2.

3. Immediate addressing mode - The operand is given explicitly in the instruction.

Example: MOVE #200, R0

The above statement places the value 200 in the register R0. A common convention is to use the sharp sign (H) in front of the value to indicate that this value is to be used as an immediate operand.

INDIRECTION AND POINTERS

In the addressing modes that follow, the instruction does not give the operand or its address explicitly. Instead, it provides information from which the memory address of the operand can be determined. We refer to this address as the effective address (EA) of the operand.

4. Indirect addressing mode - The effective address of the operand is the contents of a register or memory location whose address appears in the instruction.

Example Add (R2), R0

Register R2 is used as a pointer to the numbers in the list, and the operands are accessed indirectly through R2. The initialization section of the program loads the counter value n from memory location N into Rl and uses the Immediate addressing mode to place the address value NUM 1, which is the address of the first number in the list, into R2.

INDEXING AND ARRAY

It is useful in dealing with lists and arrays.

5. Index mode - The effective address of the operand is generated by adding a constant value to the contents of a register.

Where X denotes the constant value contained in the instruction and Ri is the name of the register involved. The effective address of the operand is given by $EA = X + [Ri]$. The contents of the index register are not changed in the process of generating the effective address.

Example : EA= $20+1000=1020$

6. Relative mode - The effective address is determined by the Index mode using the program counter in place of the general-purpose register Ri.

This mode can be used to access data operands. But, its most common use is to specify the target address in branch instructions. An instruction such as Branch>O LOOP causes program execution to go to the branch target location identified by the name LOOP if the branch condition is satisfied. This location can be computed by specifying it as an offset from the current value of the program counter. Since the branch target may be either before or after the branch instruction, the offset is given as a signed number.

$7₁$

Auto-increment mode:

- The Effective Address of the operand is the contents of a register in the instruction.
- After accessing the operand, the contents of this register is automatically incremented to point to the next item in the list.

Auto-decrement mode:

- The Effective Address of the operand is the contents of a register in the instruction.
- After accessing the operand, the contents of this register is automatically decremented to point to the next item in the list.

$Q4.$ (a) Define Assembler directives $\&$ list the assembler directives used in assembly $language.6)$

There are some instructions in the assembly language program which are not a part of processor instruction set. These instructions are instructions to the assembler, linker, and loader. These are referred to as pseudo-operations or as assembler directives. The assembler directives enable we to control the way in which a program assembles and lists. They act during the assembly of a program and do not generate any executable machine code.

The assemble language requires assembler directives for performing following basic functions.

- To indicate starting location of the memory where the data block is stored and starting location of the memory where code is stored.
- To define different types of variables or to set aside one or more storage locations of corresponding data type in memory.
- To indicate the **assembler** about the values of the variables.
- To indicate start and end of subroutine program. ٠

ORIGIN : This assembler directive tells assembler that where to place the data block in the memory or where to start loading of object program in the memory. In short, the ORIGIN directive specifies the starting memory locations for data and object code.

DB, DW, DD, DQ, and DT: These directives are used to define different types of variables, or to set aside one or more storage locations of corresponding data type in memory. These are known as data control directives. Their definitions are as follows :

- DB Define Byte
- DW Define Word
- DD Define Doubleword
- DQ Define Quadword
- DT Define Ten Bytes

Example:

AMOUNT DB 10H, 20H, 30H, 40H ; Declare array of 4 bytes named

; AMOUNT

DUP : The DUP directive can be used to initialize several locations and to assign values to these locations.

Format : Name Data_Type Num DUP (value)

Example : TABLE DW 10 DUP (0) ; Reserve an array of 10

EQU: The EQU directive is used to redefine a data name or variable with another data name, variable, or immediate value. The directive should be defined in a program before it is referenced.

 ST EQU \lt This is string'> ; It defines as string

PROC: The procedures in the programs can be defined by PROC directive. The procedure name must be present, must be unique, and must follow naming conventions for the language. After the PROC directive the term NEAR or FAR are issued to specify the type of the procedure.

ENDP: ENDP directive is used along with the PROC directive. ENDP defines the end of the procedure.

(b) Explain about Nested Subroutines. Ans: 1. Subroutine nesting us a procedure in which a subractine calls another subsoutine. It can go in any depth.

2. It is essential to save the contents of link orgaister in some where location before calling another subroutine.

 (4)

to ut us not done, the sieturn address of the first $3.$ subrentine us lost.

4. Therefore the addresses need to the saved in last in

this suggest stay should be pushed conto a stack.

- $5.$ A pasticular origister is designed as the stack pointer, SP
- this pointer points to a stack called processes which. 6.
- I. The call instruction pushes the PC contents with the BOCOSSOL stack.
- 8. The orcharm address pops the address them this stack.

thus about the subroutine nesting + processor stack.

Q5. (a) Illustrate Shift Instructions with an example. (5)

ca) Logical shifts
* Logical shift coft
* Logical shift Right
* Logical shift Right
syntax: Lshift Renume , dst eg: Logicalshift Left Lshift L #2, Ro CE $<$ Re $<$ VP $F_1 \leftarrow F_2$ clashift) II odoDOIO replace by zero $card \hat{d}$ $OR-01000100 \leftarrow \dot{V}_{P}$ $\mathcal{O}(p)$ Logical Shift Right Lshift R #2, Ro @ $\frac{1}{4}$ \rightarrow \rightarrow \rightarrow \rightarrow \rightarrow $\rightarrow 10010001 \rightarrow c$ $\begin{picture}(160,10) \put(0,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}} \put(15,0){\line(1,0){100}}$ $2^{nd}shift \rightarrow \boxed{000000} \rightarrow 0$ Arithmetic shift: \rightarrow metic snift:
* Arithmetic shift left
* Arithmetic shift left
* Arithmetic shift left
* Achitte the Achitte metic Stuft left
Syntax: Ashipt R = 42, R = 4.8

(b) Write an ALP for that reads one line of character from keyboard, stores in memory & echoes it back to display. (5).

Q6. Explain design of fast adders with necessary diagrams. *(10)*

A **carry-look ahead adder** (CLA) or **fast adder** is a type of adder used in digital logic. A carrylook ahead adder improves speed by reducing the amount of time required to determine carry bits.

The carry-look ahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger value bits.

One method of speeding up this process by eliminating inter stage carry delay is called lookahead-carry addition. This method utilizes logic gates to look at the lower-order bits of the augend and addend to see if a higher-order carry is to be generated. It uses two functions: carry generate and carry propagate.

Fig. 2.8 Full adder circuit

Consider the circuit of the full adder shown in Fig. 2.8. Here, we define two functions : carry generate and carry propagate.

$$
P_i = A_i \oplus B_i
$$

G_i = A_i B_i (Refer Appendix-A for details.)

Table 2.1 Truth table for full-adder

Fig. 2.1 Block schematic of full-adder

Sum = $\overline{A} \ \overline{B}C_{in} + \overline{A}B\overline{C}_{in} + AB \ \overline{C}_{in} + ABC_{in}$ Or Sum = $A \oplus B \oplus C_{in}$

$C_{out} = AB + AC_{in} + BC_{in}$

Consider the circuit of the full adder shown in Fig. 2.8. Here, we define two functions : carry generate and carry propagate.

 $P_i = A_i \oplus B_i$ G_i = A_i B_i (Refer Appendix-A for details.) The output sum and carry can be expressed as

 $S_i = P_i \oplus C_i$ $C_{i+1} = G_i + P_i C_i$

G_i is called a carry generate and it produces on carry when both A_i and B_i are one, regardless of the input carry. P_i is called a carry propagate because it is term associated with the propagation of the carry from C_i to C_{i+1} . Now C_{i+1} can be expressed as a sum of products function of the P and G outputs of all the preceding stages. For example, the carriers in a four stage carry-lookahead adder are defined as follows:

$$
C_1 = G_0 + P_0 C_{in}
$$

\n
$$
C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_{in}
$$

\n
$$
C_3 = G_2 + P_2 C_2 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{in}
$$

\n
$$
C_4 = G_3 + P_3 C_3
$$

\n
$$
= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_1
$$

Taking the equation (2)

\n
$$
Cf + 1 = x_i y_i + x_i C_i + y_i C_i
$$
\n
$$
= x_i y_i + (x_i + y_i) C_i
$$
\n
$$
= Gf + P_i C_i
$$
\n
$$
\theta_i = x_i y_i \quad \text{find} \quad P_i = (x_i + y_i)
$$
\n
$$
\theta_i = \text{Per Stabian delay}.
$$
\n
$$
P_i = \text{Foragahism, delay}.
$$
\nthe addition of G is a solution of G

As we considered 4bit-parallel addition in carry tookahead togic adder. $CI + 1 = GI + RCi$ $sub i = 0$ C_1 a = $6p + P_0 C_0$ -(3) $C_2 = G_1 + P_1 C_1 - C_2$ sub (3) in C_2) = $G_1 + P_1 C B_0 + P_0 C_0$ $= 61 + P_1G_0 + P_1P_0C_0$ sub C2 value in eg $C_3 = G_{12} + P_2 C_2$ $= G_{12} + P_{21} C G_{11} + P_{1} G_{10} + P_{1} P_{0} C_{0}$ $= G_{12} + P_{21}G_{11} + P_{21}P_{11}G_{10} + P_{21}P_{11}P_{10}C_{0}$ sub G value. in eq. $C_{4} = G_{3} + B_{3}G_{3}$ $= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0)$ $= G_{13} + P_{3} G_{12} + P_{3} P_{2} G_{11} + P_{3} P_{2} P_{1} G_{10} + P_{3} P_{2} P_{1} P_{0} C_{0}$ The number of gate delays in every case is uniformly 3 for CI, C2, C3, C4 and sum is obtainted after 7 gate delays It mans sq us obtained after 4 gate delays. \rightarrow α

(b) 4-bit adder

Q7. Perform Non restoring division of 1001 / 11. (10)

Q8. (a) Draw the circuitry diagram $\&$ perform sequential multiplication 13 $\&$ 6. (5) (b) Perform Bit pair recoding multiplication process of $13 \& 7$. (5)

$$
b) 13 - 01101 - 71001 - 71001
$$

