

Scheme & Solution [15CS34]


Co - Ist Internals - Sept 2016

1a) Discuss two ways in which byte addresses are assigned?

- a) Big endian b) Little endian.


→ Big endian: When lower byte addresses are used for the more significant bytes of the word addressing is called big endian

(2M)



→ Little endian → When the lower byte addresses are used for the least significant byte of the word, addressing is called little endian


(2M)



1b) What is stored program concept? Explain the functional units of stored program digital computer with block diagram?

→ The basic function of computer is to execute program, sequence of instructions, these instructions are stored in the computer memory, these program is called stored program concept. (02)

(ie) According to stored program concept, memory contains the program (source code), the corresponding compiler machine code, editor program and even the compiler that generated the machine code (1M)



Input Unit :- Data / Program is fed to a computer through input devices (1M)

Ex :- Joystick, Mouse.

Output unit :- Its basic function is to send the processed result to the outside world. (1M)

Ex :- Printer, speaker.

Memory ÷ Its function is to store programs and data

→ Basically two types.

a) Primary memory b) Secondary memory

→ Primary memory → RAM

→ Secondary Memory → Magnetic disk & tapes.

ALU & Control unit

→ Most of the Computer operators are executed in ALU of the processor like addition, subtraction, division, multiplication etc, the operands are brought in to the ALU from memory & stored in registers.

Control unit acts as nerve center that sends signal to other units and senses their status.

→ Actual timing signal that governs the transfer of data between input unit, processor, memory and output are generated by Control unit

(2) Consider the following possibilities for saving the return address of a subroutine.

(a) In a processor register

→ The data to be passed is stored in the registers, and these registers are accessed in the subroutine to process the data

→ In this technique, the main program loads internal registers with appropriate values before calling the subroutine and subroutine then obtains these values by referring pre-defined registers.

Main Program.

```

MOV R1, 08H
CALL SUB1
MOV R2, R3

```

Subroutine

```

SUB1: MOV R0, R1
      MOV R3, R2
      RET

```

Passing Parameters Using Memory

→ For the cases, where we have to pass few parameters to and from a subroutine registers are a convenient way to do it.

→ However in cases where we need to pass a large number of parameters to subroutine we use memory.

Main Program

```

MOV [Loc], 50H
CALL SUB1
MOV R1, [Loc]

```

Subroutine

```
SUB1: MOV R1, [Loc]
      ⋮
      MOV [Loc1], R1
      RET
```

Passing Parameters Using pointers.

→ In this technique, the main program stores the parameters to be passed in the memory, usually in the consecutive memory locations. Then it loads the internal register pair or pre-defined memory locations with the starting address of the parameter list.

Main Program

```
      ⋮
      MOV R1, 2000H
      ⋮
      call sub1
```

Subroutine

```
sub1: MOV R2, [R1]
      ⋮
      RET
```

Passing Parameters Using stack

→ Stack can be used to pass parameters, to pass parameters to the subroutine using stack, it is necessary to push them on the stack before the call for the subroutine in the main program.

Main Program

Mov R0, 1020H

Push R0

Call sub1

Subroutine

Sub1

Add sp, 2

Pop R,

→ Registers R₁ and R₂ of a computer contain the decimal values 1400 and 5000. What is the effective address of the ^{source & destination} ~~memory~~ operand in each of the following instructions.

i) Load 20(R₁), R₅.

Effective Source Address: $20 + 1400 = 1420$.

Effective destination Address: R₅.

(2M)

ii) Mov #3000, R₅.

Effective Source Address: Immediate data: 3000

Effective destination address: R₅.

(2M)

(iii) Store 30(R₁, R₂), R₅.

Effective source address: $30 + 1400 + 5000 = 6430$

Effective destination address: R₅

(2M)

(6)

Add (R2)+, R5

(iv) Effective source address: 5000

(2M)

Effective destination address: R5

(v) Subtract -(R1), R5

(2M)

Effective source address: $1400 - 1 = 1399$

Effective destination address: R5

6) Write a program to evaluate the arithmetic statement $Y = (A+B) * (C+D)$ using three address, two address, one address and zero address instructions.

Using three address instructions.

```
ADD A, B, R1
ADD C, D, R2
MUL R1, R2, Y
```

2M

Using two address instructions

```
MOV A, R1
ADD B, R1
MOV C, R2
MUL R2, R1
MOV R1, Y
```

3M

Using one address instruction.

LOAD A
ADD B
Store t
LOAD C
ADD D
MUL T
STORE Y

8

3M

Using zero address instruction.

Push A
Push B
ADD
Push C
Push D
ADD
MUL
POP Y

2M


3) What is the necessity of bus arbitration.
Explain the different methods of bus arbitration?

→ A conflict may arise if both the processor and a DMA controller try to use the bus at the same time to access the main memory. Also two or more controllers serving different I/O devices may also attempt to use bus simultaneously. (2M)

to resolve these conflicts, a special circuit called the bus arbiter is provided to co-ordinate the activities of all devices requesting memory transfer.

~~Controlled~~ → Bus arbitration is process of selecting which device becomes Bus master.

Centralized Arbitration



→ DMA controller indicates that it needs to become bus master by activating Bus-request line \overline{BR} . The signal on the Bus request line is the logical OR of the bus request from all the devices connected to it.

→ When bus request is activated, the processor activates the Bus Grant signal $BG1$, indicating to DMA controllers that they may use the bus when bus becomes free.

→ Current Bus master indicates to all devices that is using the bus, by activating the open collector line called Bus Busy \overline{BBSy}


(9)

(2M)

(2M)

Distributed Arbitration

(10)



(2M)

- Each device on the bus is assigned a 4-bit identifying number; Assume that two devices A and B are requesting service having ID numbers 5 and 6 respectively. Device A transmits the pattern 0101 and device B transmits the pattern 0110. Since the arbitration lines are Active low, the code seen both the device is 0111
- When device A detects a difference on line $\overline{ARB1}$ and $\overline{ARB0}$, it disables the drivers on that line.
- Now the arbitration line change to 0110, which means that B has won the contention, Now, device B gets the bus mastership.

(2M)

4) What is the need for an addressing mode?
Explain the following addressing modes with examples.

(11)

→ To access the data in different ways by the processor is referred to as addressing mode.

(1M)

(a) Immediate ÷ The operand is given explicitly in the instruction.

(2M)

Ex: `Mov A, #20`.

Above instruction copies operand 20 to register A.

(b) direct ÷ The address of the location of the operand given explicitly as a part of the instruction.

(2M)

Ex: `Mov A, 2000`

Above instruction copies the contents of memory location 2000 into the register.

(c) Indirect ÷ The effective address of the operand is the contents of a register or the main memory location whose address is given explicitly in the instruction.

(2M)

Ex: `Mov A, (R0)`

Ex: `Mov (Loc), R1`

(d) Index ÷ The effective address of the operand is generated by adding a constant to the contents of the register.

Ex: `MOV 20(R1), R2.`

(12)

(2M)

(e) Relative ÷ The effective address is determined by the index mode using program counter in place of the general purpose processor register.

(2M)

→ This addressing mode is commonly used to specify the target address in branch instructions.

Ex: `JNZ Back.`

5) Define the following terms.

a) Processor clock

(2M)

The time period of processor clock is denoted by P , the clock rate is given by $R = \frac{1}{P}$ which is measured in cycles per second.

(b) RISC.

(2M)

Reduced Instruction set computer, these processors use hardwired control, they have very few instructions, clock rate ranges from 20 - 120 MHz
Ex: intel i860, SPARC

(c) SPEC rating :-

Spec rating = $\frac{\text{Running time of the Reference computer}}{\text{Running time of the Computer under test}}$

$$\text{Spec rating} = \left[\prod_{i=1}^n \text{SPEC}_i \right]^{1/n}$$

(13)
(2M)

(d) Basic performance equation

$$T = \frac{N \times S}{R}$$

N = Number of actual instructions executed by the processor.

S = average number of basic steps.

R = clock rate measured in clocks per second.

The above equation is known as basic performance equation.

(e) Stack frame

During the execution of subroutine (or) nested subroutines the stack contains the entries that are needed by the subroutine and the entries of passing parameters.

The map indicating such entries of the stack is called stack frame

(2M)

12

13

14

15

Date	Description	Amount
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030