

(1)

Scheme & Solution [15CS34]

Co-Ist Internals - Sept 2016

- 1 a) Discuss two ways in which byte addresses are assigned ?
- Big endian
 - Little endian.

→ Big endian → When lower byte addresses are used for the more significant bytes of the word addressing is called big endian

0	0	1	2	3
4	4	5	6	7
	:	:	:	
2^{k-4}	2^{k-4}	2^{k-3}	2^{k-2}	2^{k-1}

(2M)

→ little endian → When the lower byte addresses are used for the least significant byte of the word, addressing is called little endian


0	3	2	1	0
4	7	6	5	4
	:	:	:	
2^{k-4}	2^{k-1}	2^{k-2}	2^{k-3}	2^{k-4}

(2M)

1b) What is stored program concept? Explain the functional units of stored program digital Computer with block diagram?

→ The basic function of computer is to execute program sequence of instructions, these instructions are stored in the computer memory, these program is called stored program concept.

(ie) According to stored program concept, memory contains the program (source code), the corresponding compiler machine code, editor program and even the compiler that generated the machine code



Input Unit :- Data / Program is fed to a computer through input devices

Ex :- Joystick, Mouse.

Output unit :- Its basic function is to send the procured result to the outside world.

Ex :- Printer, Speaker.

Memory :- Its function is to store programs and data.

(3)
(1M)

→ Basically two types.

a) Primary memory b) Secondary memory

→ Primary memory → RAM

→ Secondary Memory → Magnetic disk & tapes.

(1M)

ALU & Control unit

→ Most of the computer operators are executed in ALU of the processor like addition, subtraction, division, multiplication etc, the operands are brought in to the ALU from memory & stored in registers.

Control unit acts as nerve center that sends signal to other units and senses their states.

→ Actual timing signal that govern the transfer of data between input unit, processor, memory and output are generated by control unit

(2) Consider the following possibilities for saving the return address of a subroutine.

(a) In a processor register

(3M)

→ The data to be passed is stored in the registers, and these registers are accessed in the subroutine to process the data.

→ In this technique, the main program loads internal registers with appropriate values before calling the subroutine and subroutine they obtains these values by referring pre-defined registers.

Main Program.

```
MOV R1, 08H
```

```
CALL SUB1
```

```
MOV R2, R3
```

Subroutine

```
SUB1: MOV R0, R1
```

```
MOV R3, R2
```

```
RET
```

Passing Parameters Using Memory

→ For the cases, where we have to pass few parameters to and from a subroutine registers are a convenient way to do it.

→ However in cases where we need to pass a large number of parameters to subroutine we use memory.

Main Program

```
MOV [LOC], 50H
```

```
CALL SUB1
```

```
MOV R1, [LOC]
```

Subroutine

```

SUB1: MOV R1,[LOC]
      :
      MOV [LOC],R1
      RET
    
```

(5)

Passing Parameters Using Pointers.

- In this technique, the main program stores the parameters to be passed in the memory, usually in the consecutive memory locations. Then it loads the internal register pair or pre-defined memory locations with the starting address of the parameter list.

Main Program

```

MOV R1, 2000H
      :
      CALL Sub1
    
```

Subroutine

```

Sub1: MOV R2,[R1]
      :
      RET
    
```

Passing Parameters Using Stack

- Stack can be used to pass parameters, to pass parameters to the subroutine using stack, it is necessary to push them on the stack before the call for the subroutine in the main program.

Main Program

Mov R0, 1020H

Push R0

Call Sub1

Subroutine

Sub1

Add sp, 2

Pop R,

→ Registers R₁ and R₂ of a computer contain the decimal values 1400 and 5000. What is the effective address of the ~~memory~~ ^{source & destination} operand in each of the following instructions.

i) Load 20(R1), R5.

(2M)

Effective source Address: $20 + 1400 = 1420$.

Effective destination Address: R₅.

ii) Mov # 3000, R5.

Effective source Address: Immediate data: 3000

(2M)

Effective destination address: R₅.

iii) Store 30(R1, R2), R5.

Effective source address: $30 + 1400 + 5000 = 6430$

(2M)

Effective destination address: R₅

(7)

- (iv) Add $(R_2) + R_5$
 Effective source address: 5000
 Effective destination address: R_5

(2M)

- (v) Subtract $-R_1, R_5$

(2M)

Effective source address: $1400 - 1 = 1399$

Effective source address: R_5

- 6) Write a program to evaluate the arithmetic statement $Y = (A+B) * (C+D)$ using three address, two address, one address and zero address instructions.

Using three address instructions.

ADD A, B, R,

ADD C, D, R₂

MUL R₁, R₂, Y

3M

Using two address instructions

MOV A, R₁

ADD B, R₁

3M

MOV C, R₂

MUL R₂, R₁

MOV R₁, Y

(8)

Using One address instruction.

LOAD A

ADD B

Store t

LOAD C

ADD D

MUL T

STORE Y

3M

Using Zero address instruction.

Push A

Push B

ADD

Push C

Push D

ADD

MUL

POP Y

2M

3) What is the necessity of bus arbitration.
Explain the different Methods of bus arbitration?


→ A conflict may arise if both the processor and a DMA controller try to use the bus at the same time to access the main memory. Also two or more controllers serving different I/O devices may also attempt to use bus simultaneously. (2M)

(9)

to resolve these conflicts, a special circuit called the bus arbiter is provided to co-ordinate the activities of all devices requesting memory transfer.

~~contention~~ → Bus arbitration is process of selecting which device becomes BUS master.

Centralized Arbitration



(2M)

→ DMA controller indicates that it needs to become bus master by activating Bus-request line \overline{BR} . The signal on the Bus request line is the logical OR of the bus request from all the devices connected to it.


(2M)

→ When bus request is activated, the processor activates the Bus Grant signal BG_1 , indicating to DMA controllers that they may use the bus when bus becomes free.

→ Current Bus master that is using the open collector line indicates to all devices bus, by activating the called Bus Busy \overline{BBSY}

Distributed Arbitration

(10)



→ Each device on the bus is assigned a 4-bit identification number. Assume that two devices A and B are requesting service having ID numbers 5 and 6 respectively. Device A transmits the pattern 0101 and device B transmits the pattern 0110. Since the arbitration lines are active low, the code seen both the device is 0111

(2M)

→ When device A detects a difference on line $\overline{\text{ARB}}_1$ and $\overline{\text{ARB}}_0$, it disables the drivers on that line.

→ Now the arbitration line change to 0110, which means that B has won the contention. Now, device B gets the bus mastership.

- A) What is the need for an addressing mode? Explain the following addressing modes with examples. (11)
- To access the data in different ways by the processor is referred to as addressing mode. (1M)
- (a) Immediate : The operand is given explicitly in the instruction. (2M)
- Ex: $\text{Mov } A, \#20$.
Above instruction copies operand 20 to register A.
- (b) Direct : The address of the location of the operand given explicitly as a part of the instruction. (2M)
- Ex: $\text{Mov } A, 2000$
Above instruction copies the contents of memory location 2000 in to the register. (2M)
- (c) Indirect : The effective address of the operand is the contents of a register or the main memory location whose address is given explicitly in the instruction. (2M)

Ex: $\text{Mov } A, (\text{R}_0)$

Ex: $\text{Mov } (\text{Loc}), \text{R}_1$

- (d) Index : The effective address of the operand is generated by adding a constant to the contents of the register.
- Ex: $\text{Mov } 20(R_1), R_2$.
- (e) Relative : The effective address is determined by the index mode using program counter in place of the general purpose registers.
- This addressing mode is commonly used to specify the target address in branch instructions.
- Ex: JNZ Back .
- 5) Define the following terms.
- a) Processor clock
- The time period of processor clock is denoted by P , the clock rate is given by $R = \frac{1}{P}$ which is measured in cycles per second.
- b) RISC.
- Reduced Instruction set computer, these processors use hardwired control, they have very few instructions. Clock rate ranges from $20 - 120 \text{ MHz}$.
Ex: Intel i860, SPARC

(c) SPEC rating:

(13)
(2M)

Spec rating = $\frac{\text{Running time on the Reference computer}}{\text{Running time on the computer under test}}$

$$\text{Spec rating} = \left[\prod_{i=1}^n \text{SPEC}_i \right]^{1/n}$$

(d) Basic performance equation

(2M)

$$T = \frac{N \times S}{R}$$

N = Number of actual instructions executed by the processor.

S = average number of basic steps.

R = clock Rate measured in clocks per second.

The above equation is known as basic performance equation.

(e) Stack frame

(2M)

During the execution of subroutine (or) nested subroutines the stack contains the entries that are needed by the subroutine and the entries of passing parameters.

The map indicating such entries of the stack is called stack frame.

