

IInd Internal Scheme & Solution

Computer Organization - 15CS034

①

1) Explain Sequential Multiplication algorithm? Perform Sequential multiplication for $M=1001$ and $Q=1111$

Step 1 : Check for the Q_0 value

Case (a) : If $Q_0 = 1$

→ Add multiplicand with intermediate product & replace in the same place (A+B) & place back in register A.

→ Then right shift the entire product by 1 bit.

Step 2 : If $Q_0 = 0$

→ No addition process is done

→ Shift the bit by 1 towards the right

Multiplicand $M=1001$ (+9)

Multiplier $Q=1111$ (+15)

C	A	Q
0	1001	1111
0	0100	1111
0	1101	1111
0	0110	1111

5x1=5M

0 1111 1111
 0 0111 1111
 1 0000 1111
 0 1000 0111
 ~~~~~  
 Product.

5x1=5M

2) Perform the operation of division using Restoring and non restoring method on the following pair of numbers using, where X is the divisor and Y is the dividend  $X = 0101$ ,  $Y = 11111$

5x1=5M

Restoring

|              |               |        |
|--------------|---------------|--------|
|              | A             | R      |
|              | 000000        | 1111   |
| LS           | 000001        | 1111 □ |
| Add 2's of M | <u>111011</u> |        |
|              | 111100        | 1111 □ |
|              | ~~~~~         |        |
| Add M        | <u>000101</u> |        |
|              | 000001        | 11110  |
| LS           | 000011        | 1110 □ |
| Add 2's of M | <u>111011</u> |        |
|              | 111110        | 1110 □ |
|              | ~~~~~         |        |
| Add M        | <u>000101</u> |        |
|              | 000011        | 11100  |
| LS           | 000111        | 1100 □ |
|              | <u>111011</u> |        |
|              | 000010        | 1100 □ |

LS

|             |         |
|-------------|---------|
| 0 0 0 1 0 1 | 1 0 0 1 |
| 1 1 1 0 1 1 |         |
| 0 0 0 0 0 0 | 1 0 0 1 |

W

|             |         |
|-------------|---------|
| 0 0 0 0 0 1 | 0 0 1 1 |
| 0 0 1 0 1 1 |         |
| 1 1 1 1 0 0 | 0 0 1 1 |

Add 2's  
9M

|             |           |
|-------------|-----------|
| 0 0 0 1 0 1 |           |
| 0 0 0 0 0 1 | 0 0 1 1 0 |
| Remainder   | Quotient  |

Non-Restoring

$X = 0101(5)$ ,  $Y = 1111(3)$

5x1=5M

left shift

| A           | Y       |
|-------------|---------|
| 0 0 0 0 0 0 | 1 1 1 1 |
| 0 0 0 0 0 1 | 1 1 1 1 |
| 1 1 1 0 1 1 | 1 1 1 1 |
| 1 1 1 1 0 0 | 1 1 1 1 |

Add  
2's comp  
9M

|             |         |
|-------------|---------|
| 0 0 0 1 0 1 | 1 1 1 1 |
| 0 0 0 0 0 1 | 1 1 1 0 |
| 1 1 1 0 1 1 | 1 1 1 0 |
| 1 1 1 1 1 0 | 1 1 1 0 |

0 0 0 1 0 1

0 0 0 0 1 1

1 1 1 0 0

0 0 0 1 1 1

1 1 0 0

1 1 1 0 1 1

0 0 0 0 1 0

1 1 0 0

0 0 0 0 1 0

1 1 0 0

LS  
Add  
2's  
M's

0 0 0 0 1 0

1 1 0 0

0 0 0 1 0 1

1 0 0 1

1 1 1 0 1 1

0 0 0 0 0 0

1 0 0 1

0 0 0 0 0 0

1 0 0 1

LS

0 0 0 0 0 1

0 0 1 1

1 1 1 0 1 1

1 1 1 0 0

0 0 1 1

0 0 0 1 0 1

0 0 0 0 1

0 0 1 1

Remainder

Q<sub>output</sub>

3) Perform the operation of multiplication using Booth algorithm and bit pair recording of the following pair of numbers where  $M = 01001$  and  $Q = 01111$

$M = 01001 (+9)$      $Q = 01111 (+15)$

5x1=5M

Solution

Recorded Multiplier    +1 0 0 0 -1

|    |   |   |   |    |   |   |   |   |   |
|----|---|---|---|----|---|---|---|---|---|
| 0  | 1 | 0 | 0 | 1  |   |   |   |   |   |
| +1 | 0 | 0 | 0 | -1 |   |   |   |   |   |
|    |   |   |   |    |   |   |   |   |   |
| 1  | 1 | 1 | 1 | 1  | 1 | 1 | 1 | 1 | 1 |
| 0  | 0 | 0 | 0 | 0  | 0 | 0 | 0 | 0 | x |
| 0  | 0 | 0 | 0 | 0  | 0 | 0 | 0 | x | x |
| 0  | 0 | 0 | 0 | 0  | 0 | x | x | x | x |
| 0  | 0 | 1 | 0 | 0  | 1 | x | x | x | x |

2's complement of multiplicand.

$0010000111 (+135)$

Bit pair Recording of the multiplier.

5x1=5M

Multiplier    0 0 1 1 1 1 0

Booth rec'dit    0 +1    0 0    0 -1

Bit pair recording    +1    0    -1

|    |   |    |   |   |   |   |   |   |   |
|----|---|----|---|---|---|---|---|---|---|
| 0  | 1 | 0  | 0 | 1 |   |   |   |   |   |
| +1 | 0 | -1 |   |   |   |   |   |   |   |
|    |   |    |   |   |   |   |   |   |   |
| 1  | 1 | 1  | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0  | 0 | 0  | 0 | 0 | 0 | 0 | x | x |   |
| 0  | 0 | 1  | 0 | 0 | 1 | x | x | x | x |
|    |   |    |   |   |   |   |   |   |   |
| 0  | 0 | 1  | 0 | 0 | 0 | 0 | 1 | 1 | 1 |

2's complement of multiplicand

$0010000111 (+135)$

4) Represent the following floating point numbers in single and double precision format.

(a)

1.725.

$$1.101110 \times 2^0$$

$$S=0 \quad M=10111001, E=0$$


Single precision.

$$E' = E + 127$$

$$S=0, \quad E=0, \quad m=10111001$$

$$E' = E + 127$$


$$0 + 127 = 127 = 1111111$$



double precision

$$E' = E + 1023$$

$$= 0 + 1023 \rightarrow 1111111111$$



(b)


-25.125

$$25 = 11001$$

$$.125 = 001$$

$$25.125 = 11001.001$$

Normalized form  $\rightarrow 1.1001001 \times 10^4$



Double Precision

$$s = 1, \quad E = 4, \quad m = 1001001$$

$$E' = E + 1023$$

$$= 4 + 1023$$

$$= 1027 \rightarrow 10000000011$$

|   |             |         |
|---|-------------|---------|
| s | m           | E       |
| 1 | 10000000011 | 1001001 |

7

5a) A computer has L<sub>1</sub> and L<sub>2</sub> caches. The cache block consists of 8 words. The hit rate is 0.95 for both caches, the time required to access an 8 words block in L<sub>1</sub> cache is 1 cycle and in L<sub>2</sub> cache is 10 cycles. Time needed to access L<sub>1</sub> cache is 1 cycle, L<sub>2</sub> cache is 10 cycles and main memory is 50 cycles. Calculate the average access time experienced by the processor.

8x1=8M

$$T_{ave} = h_1 c_1 + (1-h_1) h_2 c_2 + (1-h_1)(1-h_2)M \quad \left. \begin{array}{l} 2M \\ 1M \end{array} \right\}$$

$$h_1 = 0.95, \quad h_2 = 0.95, \quad c_1 = 1 \text{ cycle}, \quad c_2 = 10 \text{ cycle}$$
$$M = 50 \text{ cycle.}$$

$$= 0.95 \times 1 + (1-0.95) \times 10 + (1-0.95)(1-0.95) \times 50$$

$$= 0.95 + 0.475 \times 0.125$$

$$= \underline{\underline{1.55 \text{ cycle}}}$$

} 3M



5b) Bring out the comparison between different mapping function techniques

8

(4M)

Direct Mapping

Associative mapping

Set associative mapping

(a) Each block from the main memory has only one possible location in the cache

A block of data from memory can be placed in to any cache block position

A block of data from main memory can go into a particular block location of any direct-mapped cache.

(b) Needs only one comparison

Needs comparison with all tag bits

Needs number of comparisons equal to number of blocks per set.

(c) Main memory address is divided in to 3 fields.  
TAG, Block & WORD

Main memory address is divided in to two fields  
TAG & WORD

Main memory address is divided in to 3 fields  
TAG, SET & WORD.

(d) Searching time is less

Searching time is more

Searching time increases with number of blocks per set.


6. Write a short note on a) PCI BUS b) SCSI bus.

9

### PCI BUS

5x1=5M

- Peripheral Component Interconnect BUS
- PCI BUS supports the functions in a standardized format independently of any processor.
- It is a low cost 32/64-bit bus having plug and play feature for connecting I/O devices.
- PCI BUS is defined for operation with either 5V or 3.3V power supply.
- PCI BUS is basically designed to support burst mode of operation.
- PCI BUS supports three independent address spaces: memory, I/O and configuration.
- Here a Master (processor or DMA controller) is called an Initiator in PCI terminology, the addressed device which responds to read and write commands is called target.
- A complete transfer operation on the bus, involving an address and burst of data is called a transaction.



@ Use of a PCI Bus in a Computer System.

b) SCSI BUS

5x1=5M

- Small computer system interface (SCSI)
- A SCSI bus may have 8 (or) 16-bit lines.
- The bus may use a single ended transmission (SE) where each signal uses one wire with a common ground return for all signals.
- There are two types of controllers connected to a SCSI bus - Initiator and target.
- An Initiator will select a particular target and sends commands specifying the operations to be performed.
- The SCSI Controller acts as Initiator and the disk controller acts as a target.

→ SCSI standard provides a mechanism needed to establish a logical connection and exchange messages between two controllers.

→ SCSI Standard defines the structure and contents of various types of packets that the controller exchange to handle different situations,

The initiator uses the packets to send the commands it receives (from the processor) to the target.

The target responds with status information and data transfer operations.

4) With a neat diagram explain serial interface Device

10x1=10.


→ Serial port is used to connect the processor to I/O devices that require transmission of data one bit at a time.

→ The Serial Interface circuit is communicating in bit serial way on the device side and in bit parallel format on the bus side

→ When all 8-bits of data are received, the contents of the shift register are transferred to DATAIN register, in parallel.

→ The status flag SN is set to 1 when new data are loaded in DATAIN; it is cleared to 0 when the processor reads the contents of DATAIN

→ SOV flag related to output buffer DATAOUT is set to 1 when data are transferred from DATAOUT in to the output shift registers and is cleared to 0



@ Serial interface circuit