# 10EC56 FUNDAMENTAL OF CMOS VLSI DESIGN IAT2 SOLUTION 2016-17 DEPARTMENT OF ECE CMRIT





#### Internal Assesment Test - II

Sub:	Fundamental of CMO	S design						Code:	10EC55
Date:	03 / 10/ 2016	Duration:	90 mins	Max Marks:	50	Sem:	5	Branch:	ECE/TCE (All sec)
			Answer An	y FIVE FULL Q	uestions				


	This wor This TVE TO EEE Questions			
		Marks	OB	E
		TVIAITES	СО	RBT
1	List and explain the $\lambda$ -based design rules for PMOS, NMOS and CMOS logic designs	[10]	CO1	L1
2	Draw the Schematic circuit, stick diagram & layout for $y = \overline{AB} + ABC$ using CMOS design.	[10]	CO2	L3
3 (a)	Describe domino CMOS logic? How does it eliminate the issues related to cascading?	[05]	CO3	L2
(b)	Discuss the merits and demerits of Pseudo NMOS logic of 'NAND' gate.	[05]	CO3	L2
4	Explain the working principle of dynamic CMOS logic and clocked CMOS logic. Give their merits and demerits	[10]	CO3	L4
5	Discuss bus arbitration logic for n-line bus.	[10]	CO4	L2
6 (a)	Discuss the architectural issues to be followed in the design of a VLSI subsystem.	[05]	CO4	L2
(b)	Explain two-phase clock signal generator using D flip-flops.	[05]	CO5	L4

Course Outcomes		PO1	PO2	PO3	PO4	PO5	PO6	PO7	PO8	P09	PO10	PO11	PO12
CO1:	Summarize the concepts of MOSFET associated with transistor design.	3	3	-	-	-	-	-	-	-	1	-	-
CO2:	Relate the circuit design using Separate models of Stick diagrams and layouts	3	3	-	-	-	-	-	-	-	1	-	-
CO3:	Explain different model developments and connect different logic structures.	3	3	-	-	-	-	-	-	-	1	-	-
CO4:	Apply sub system design using leaf cells to make structured design for high regularity of VLSI systems	3	3	-	-	-	-	-	-	-	1	-	-
CO5:	Design memory modules with clocking strategy using different approaches and methodologies	3	3	-	-	-	-	-	-	-	1	-	-
CO6:	Describe the concept of testing and layout mapping	3	3	-	-	-	-	-	-	-	1	-	-

Cognitive level	itive level KEYWORDS			
L1	List, define, tell, describe, identify, show, label, collect, examine, tabulate, quote, name, who, when, where, etc.			
L2	summarize, describe, interpret, contrast, predict, associate, distinguish, estimate, differentiate, discuss, extend			
L3	Apply, demonstrate, calculate, complete, illustrate, show, solve, examine, modify, relate, change, classify, experiment, discover.			
L4	Analyze, separate, order, explain, connect, classify, arrange, divide, compare, select, explain, infer.			
L5	Assess, decide, rank, grade, test, measure, recommend, convince, select, judge, explain, discriminate, support, conclude, compare, summarize.			

PO1 - Engineering knowledge; PO2 - Problem analysis; PO3 - Design/development of solutions; PO4 - Conduct investigations of complex problems; PO5 - Modern tool usage; PO6 - The Engineer and society; PO7-Environment and sustainability; PO8 - Ethics; PO9 - Individual and team work; PO10 - Communication; PO11 - Project management and finance; PO12 - Life-long learning

# 1. List and explain the $\lambda$ -based design rules for PMOS, NMOS and CMOS logic designs. Design Rules for wires:- nMOS and CMOS



Minimum width q n-diffusion is -2?

Minimum width q p-diffusion is -2?

Minimum separation between two diffusion layers

Minimum separation between polyriticon and

Minimum separation between polyriticon and

diffusion layer is 12.

Minimum width q polyriticon layer is 22.

Minimum width q polyriticon layer is 22.

Minimum separation between two polyriticon

layer is 22.

Minimum width q metal 1 is 32.

Minimum width q metal 1 is 32.


Minimum width q metal 1 is 32.

Minimum width q metal 2 is 42.

Minimum width q metal 2 is 42.

Minimum separation between 2 metal 2 layers is 32.

Minimum separation between 2 metal 2 layers is 42.



Jonpland layer size is  $6 \% \times 6 \%$  and placed essectional the infusedon of polysilicon and diffusion.

Extension g implant brown channel is 2).

Separation brown implant to benother toansistor 10
2).

Extension g polyphicon beyond diffusion 182 ?

Extension g diffusion beyond channel 182 ?

2. Apply the Schematic circuit, stick diagram & layout for  $y = \overline{A}\overline{B} + ABC$  using CMOS design.

$$Y = \overline{A} \overline{B} + ABC$$

Use dem Demongans theorem

 $Y = \overline{\overline{A}} \overline{B} + ABC$ 

$$= \overline{\overline{A}} \overline{B} \cdot \overline{ABC} = (\overline{\overline{A}} + \overline{\overline{B}}) \cdot (\overline{A} + \overline{B} + \overline{C})$$
 $Y = \overline{A} \overline{B} \cdot \overline{ABC} = (\overline{\overline{A}} + \overline{\overline{B}}) \cdot (\overline{A} + \overline{B} + \overline{C})$ 
 $Y = \overline{A} \overline{B} \cdot \overline{ABC} = (\overline{\overline{A}} + \overline{\overline{B}}) \cdot (\overline{A} + \overline{B} + \overline{C})$ 


Schematic diagram

VDD.


Adoption State

Adopt

#### Stick Diagram




#### Layout:



#### 3. a) Describe domino CMOS logic? How does it eliminate the issues related to cascading?

Domino cross logic etructure consists of a dynamic logic block and its onepul drives the input. of a static invester as shown below.



Duaing precharge (clk=0), the output node of the dynamic gate is precharged high and the output of the buffer is low.

As subsequent logic blocks are bed brom this buffer, bransistors in subsequent logic blocks will be turned of the during the precharge bhase.


when the gate is evaluated the onlyne will conditionally discharge, allowing the onlyne of the

borbbu lo conditionally go high. Thus each gate in sequence can make abmost one toaniibion (1 to 0). Herman Buffer makes only one toaniibion from o'bo is Any number g logic gales may be cascaded, provide that sequence can evaluate within the avaluate clock phase.

-08 marles

b) Discuss the merits and demerits of Pseudo NMOS logic of 'NAND' gate.

Pseudo nMas NAND gale.



Merits of pseudo nMos logic.

- 1 Number of bransistors oriquised to implement a logic is N+1, as where as amos acquired 2N toansistors
- 2) He Minimum load is only one unit galeload. as compared emos which were has two unit galeload.
- (3) A Since less number of to ancistos are arquired.

can accommodate thing have higher toaneis for denuty


## Domeriks:

## Out black to maintain toansis

- 1) Gain aalio g the n-driver transistor to p-transitor bead Rdriver | Read has to be relicited to yould sufficient gain to generale consistent high and low logic levels.
- De Static power dissipation: pmos is alwayson. Lohenau a pulldown chain is on a static current flore En the clauit brom von to ground.
- 3 If minimum sized driver bransistons are used the gain of the pull up has to be decuased to provide adequate noise margin had a to slow size time of the gate.

- 02 marks

- 4. Explain the working principle of dynamic CMOS logic and clocked CMOS logic. Give their merits and demerits
  - \* Basic dynamic emos gale is shown



It consists of an n-transistor logic structure whose output node is precharged to VDD by a p-transistor when clk=0 and conditionally discharged by an n-transistor connected to Vss when clk=1.

Precharge phase occurs when clk=0.

Evaluation phase occurs when clk=1. To masks

In pulse can change only during precharge but not during evalual when the gales are precharged, the onlypuls are modes are charged to VDD. During the evaluate phase, the output of the first gate will conditionally discharge some delay will be incurred due to the binite pulled time. Thus the precharged mode (Ni) can discharge the onlyput mode of the drollowing gate (N2) bedore. the direct gate is correctly evaluated.

-02 marks

#### me oits:


® Requires only N+2 number of toansistres. where N is number of infines. Hence toansistre density is more.

## Demuits:

Charge redistribution effect can corrupt the output nate voltage. or marks

# clocked cmos (c2 mas)

Basia stouchue q c2 MOS is



-01 masley

C2MOS is a similar in stoculture of come except one pmos and nmos towns stooms in scales with p-mos and of marks n-mos logic.

#### Merits:

- O Reduced dynamic power dissipationalue to metal gate emos layout considurations
- 2) used to born clocked structures.
- 3 Used as a generally boo hot electron effects.

## Domerits:

drea requirements is large since it needs 2n+2 brancistros to emplement a lagic-

#### 5. Discuss bus arbitration logic for n-line bus.

Functional grequirement q the bus arbitration Logic is as given in the boulh bable


An.	A3 A2 A1	AP A3 A2 A1
		0 0 0
0	0 00	001
0	0 0 1	0
0	0 1 ×	0
_	1 × ×	0
0		l may l
		1 0 0 0
1	, × × × I	

x -> dont care.


If highest projority line An ix high, then output line An will be his and all other output lines are Lo (logic 0) irrespective of the output gother outputs. input lines A1, A2. An-1. An-1 will be high only when An-1 is high and Anis Com.

An = An i.c., An-1 = An An-1 An-2 = An An-1 An-2.

A = A = An An An -2 - . . A1



Implementation of this circuit is as bollows.



A regular structure having been arrived at, the requirements for each cell may be expressed as follows:


$$A_i^p = \begin{cases} g_{i+1} & \text{if } A_i = 1\\ \text{or } 0 & \text{otherwise} \end{cases}$$

$$g_i = \begin{cases} 0 & \text{if } A_i = 1\\ \text{or } g_{i+1} & \text{otherwise} \end{cases}$$

#### Can be reformulated as

If 
$$A_i = 1$$
 then  $A_i^p = g_{i+1}$ ,  
else  $A_i^p = 0$  (if  $A_i = 0$ )  
If  $A_i = 0$  then  $g_i = g_{i+1}$   
else  $g_i = 0$  (if  $A_i = 1$ )
$$bot$$
der


both  $A_i^p$  and  $g_i$  can be derived from  $g_{i+1}$ 




6. a) Discuss the architectural issues to be followed in the design of a VLSI subsystem. The architecutural seems of subsystem denom the nequirements 2 Partition lu overall architechar ento appropriate 3 Consider communication paths carefully inorder to develop sensible intersubbionships belown subsydems. (4) Dears the bloomplan of how the system is to map onto the silicon. 3 Aim dos signes structures. too maximum sighical switch stick diagrams and rose syon bolic 3 convert each all to a layout. (8) Casey out a delign rule check. Similate the performance of each cell-

#### b) Explain two-phase clock signal generator using D flip-flops.

A number of techniques are used to generate the two clock phases. One popular method is illustrated in figure given below and it will be seen that the output frequency is one-quarter of that of the input clock.





A very simple arrangement using combinational logic and generating a two-phase clock at the frequency of a single-phase input clock is set out in following figure

